A class-D-tracking-rail class-A audio power amplifier by Caballero, Angel A., 1981-
A Class-D-Tracking-Rail Class-A Audio Power
Amplifier
by
Angel A. Caballero
Submitted to the Department of Electrical Engineering and Computer
Science
in partial fulfillment of the requirements for the degree of
Master of Engineering in Electrical Engineering and Computer Science
at the Massachusetts Institute of Technology
February 2004
Copyright 2004 Angel A. Caballero. All rights reserved.
The author hereby grants to MIT permission to reproduce and
distribute publicly paper and electronic copies of this thesis and to
grant others the right to do so.
Author ..........
Department of Electrical Engineering and Computer Science
February 6, 2004
Certified by...............................
Byron M. Roscoe
Technical Instructor
Thesis Supervisor
Accepted by ........
Arthur C. Smith
Chairman, Department Committee on Graduate Theses
MASSACHUSETTS INS E
OF TECHNOLOGY
JUL 2 0 2004
LIBRARIES BARKER
2
A Class-D-Tracking-Rail Class-A Audio Power Amplifier
by
Angel A. Caballero
Submitted to the Department of Electrical Engineering and Computer Science
on February 6, 2004, in partial fulfillment of the
requirements for the degree of
Master of Engineering in Electrical Engineering and Computer Science
Abstract
A tracking-rail power audio amplifier was designed and partially implemented to
deliver up to 100W into an 8Q load with very low signal distortion and high power
efficiency. The design uses a class-A amplifier, known for its low signal distortion but
low power efficiency (less than 50%), to amplify the audio signal. Class-D amplifiers,
known for their high power efficiency (greater than 85%) but high signal distortion,
provide a signal output that will serve as the supply voltages of the output stage of
the class-A amplifier. Thus, the rails will track the audio signal, highly increasing
the power efficiency of the Class-A amplifier. This amplifier can achieve a theoretical
efficiency of 80%, but, in practice, it is closer to 70%.
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Chapter 1
Introduction and Background
Most audio amplifiers have one of two of the following characteristics, but not both:
low signal distortion and high power efficiency. The most common audio power am-
plifier classifications, with different levels of distortion and efficiency, are Class-A,
Class-AB, Class-B, and Class-D. The percent of time that the output devices of a
power amplifier conduct determines its class. In Class-A operation, the output tran-
sistors conduct for the whole cycle of the sine wave input signal; in other words, they
are "always on". Thus, the signal passes directly from input to output, achieving
very low signal distortion. However, only a maximum theoretical power efficiency
of 50% can be achieved with Class-A amplifiers. In Class-B operation, the output
devices are only on for half of the sinusoidal input cycle. This topology introduces a
significant amount of signal distortion, but can achieve a maximum theoretical power
efficiency of 78.5%. Class-AB operation falls in between Class-A and Class-B, where
the output transistors conduct for slightly more than half of the input sine wave cy-
cle. Thus, the signal distortion is better than for Class-B operation, but the power
efficiency is worse [9]. In Class-D operation, the input signal is encoded using Pulse
Width Modulation and used to drive the output devices, which behave like switches
because they are either fully on or off. Therefore, a theoretical power efficiency of
100% is achieved because all the power is transferred directly from the supplies to the
output load through the switches. However, Class-D amplifiers introduce a significant
amount of distortion to the audio signal.
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This experiment attempts to create an amplifier that possesses the low signal
distortion of a Class-A amplifier, but with improved power efficiency. It uses a Class-
A amplifier for gain and output stages, and two Class-D amplifiers to provide the
supply voltages to the output stage of the Class-A amplifier. Thus, the signals at
the rails of the output stage will track the signal at the output, producing always
a constant voltage between supply and output. Figure 1.1 compares the voltages at
the output stage of a typical Class-A amplifier to those of the amplifier designed in
this experiment. The power efficiency of this new amplifier is now dependent on the
constant voltage difference between the rails and the output. The power efficiency
of the Class-D amplifiers is quite high, so it will not significantly reduce that of the
whole amplifier. The system is designed to drive up to 100W into an 8Q load, such
as a speaker.
Figure 1.1: A typical amplifier (left) vs.
(right).
Input Ilut
the amplifier designed in this experiment
SClass D Amplifier
V,
Phase Clas A Amplifier 0 . Ounpt ClassS Age M -L
SClass D Amplifier
Figure 1.2: Block Diagram of Audio Amplifier
Figure 1.2 shows the block diagram of the system. The input audio signal is
passed through a 20Hz-to-2OkHz band-pass filter to attenuate frequencies outside the
audio range. The filtered signal then goes to the class-A amplifier voltage-gain stage,
which is in a folded cascode configuration with static power supplies. A phase shift
12
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network is added before the input to the Class-A gain stage to compensate for the
shift in phase that occurs at the output filter of the Class-D amplifiers, as explained
in Section 4.6.1. The amplified signal then goes to a push-pull output stage biased
into class-A operation, where the supply voltages of this stage come from the outputs
of Class-D amplifiers that also amplify the audio signal. Hence, the rails will track the
audio signal at the output stage of the Class-A amplifier. This output stage provides
current gain that will allow the amplifier to drive up to 100W into an 8Q load.
1.1 Class-A Amplifier
Class-A amplifiers produce a linear input/output response because the output stage
constantly draws current from the power supplies. Since the output transistors are
always conducting, the signal passes directly from input to output with very little
distortion. Class-A amplifiers are also known for their simplicity. They consist of a
voltage-amplifying stage and an output stage, where the latter is only made up of
transistors that boost the current of the input. A Class-D amplifier is an example of
a more complex amplifier, as explained in Section 1.2.
1.1.1 Power Efficiency
VDD VDD
iD RL VIhi O
V 0  V0
V1  vVDS V110
(a) (b)
Figure 1.3: Typical Class-A Output Stages: (a) with a single transistor and (b) with
a push-pull configuration
The main disadvantage of Class-A operation is low power efficiency. Because the
transistors at the output stage of the amplifier are always conducting, the power that
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is not transferred to the load is lost as heat. Looking at the circuit in Figure 1.3(a), the
power delivered to the load is equal to the power dissipated in the transistor, which is
the product of the voltage across the device (vDS) times the current through it (ID).
For maximum power delivered to the load, the device needs to be biased halfway
between the supply voltage (VDD) and ground, so the signal can swing between VDD
and ground. Thus, the equation for instantaneous maximum power is
PL (max) = VDD IDQ -sin2Wt
where IDQ is the quiescent bias current flowing through the transistor. The average
maximum power is then
PL (max) ) VDDIDQ = VDDIDQ2 4
The maximum power efficiency (7(max)) is the quotient of the average power delivered
to the load over the average power supplied by the VDD source. This latter quantity
is
PS = VDDIDQ,
which yields a maximum power efficiency for Class-A operation of
r(max) = DDIDQ => 25%
VDDIDQ
With a push-pull output stage, such as the one seen in Figure 1.3(b), the maxi-
mum power efficiency is 50% because there are two devices. However, in practice, the
output voltage cannot swing all the way to VDD and ground because the transistors
need to have a drain-to-source voltage that is greater than the gate-to-source voltage
minus the threshold voltage of the devices in order for them to operate in the sat-
uration region, where the output linearly follows the input. Otherwise, the devices
would operate in the triode region or in cutoff, where the input-output relationship is
not linear, thus resulting in distortion that is uncharacteristic of Class-A operation.
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Additionally, the above calculation does not include the dissipation of the voltage-
gain stage of the amplifier, but this quantity is usually fairly small and commonly
neglected. A more realistic value of maximum power efficiency for a Class-A amplifier
with a push-pull output stage is on the order of 40% [9].
Because of their highly linear response but poor power efficiency, class-A amplifiers
are typically restricted to high fidelity audio [3]. The circuitry for the gain stage of
the Class-A amplifier used in this project is presented in Chapter 3, while the output
stage is discussed in Chapter 5.
1.2 Class-D Amplifier
Class-D amplifiers are known for their power efficiency. They achieve this charac-
teristic because the output stage operates as on-off switches at a rate determined
by a PWM input. See Section 1.2.1 for more about PWM. Because the signal is a
square wave, the switches only turn on when the signal is high, and, thus, there are
essentially no power losses. In practice, the internal resistance and capacitance of
the output stage switches create a small loss. Also, since the analog audio signal is
sampled and converted into a PWM signal, the output is not linearly dependent on
the input.
Class-D amplifiers are rather complex circuits. They involve a high-frequency
clock signal generator, a comparator to compare the clock with the input audio signal
and generate the PWM signal, transistors that act as switches to amplify the PWM
signal, and an output filter to recover the original, but now amplified, audio signal.
Additionally, the transistor switches require high-current drivers at the input because
of their characteristic low input impedance.
Fast clock signals introduce several problems in Class-D amplifiers. Because of
high-frequency problems, such as switching losses in the output devices and RF in-
terference that can couple to other circuit elements, Class-D amplifiers are more
commonly used for subwoofers, where the frequency range of amplification is limited
to under 1kHz, which allows for a slower clock signal that can still be a larger factor
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greater than the fastest signal being amplified, as compared to the clock frequency
of a full-audio range amplifier. Full-range amplifiers, like the one in this project, are
thus more challenging. The circuitry for the Class-D amplifier designed in this project
is explained in Chapter 4.
1.2.1 Pulse Width Modulation
Pulse Width Modulation (PWM) is a way of encoding, or sampling, an analog signal,
in this case, an audio signal, into a variable duty-cycle square wave. The duty cycle
is proportional to the audio signal's amplitude at a sample rate that is much higher
than audio. The sample rate is determined by a triangle wave clock.
voltage clock Vol. ock . voltage clock
0 r A 0 time o time
voltage PWM i na voltage PWM s nal voltage PWM i nal
= ti. +01 U "T i., +V L m
(a) (b) (c)
Figure 1.4: PWM for DC Input Voltages
voltage clock voltage input clock
0 7\m time 0 time
voltage in u volt e W im e+V H' v +V P nnnStnI
(a) (b)
Figure 1.5: PWM for Sinusoidal Input Voltages
The PWM signal is created by subtracting the clock signal from the input audio
signal. When the difference is positive, the PWM signal goes high, and vice-versa.
Figures 1.4 and 1.5 explain PWM graphically. When the signal voltage is OV, the duty
cycle of the PWM signal is 50%, as shown in Figure 1.4(a). When the signal voltage
is increased, the duty cycle is increased, as shown in Figure 1.4(b). Consequently,
when the signal voltage goes below OV, the duty cycle is less than 50% (Figure
1.4(c)). Figure 1.5(a) shows how the PWM signal behaves when the audio signal has
16
a frequency close to the frequency of the clock. The PWM signal changes in width
dramatically because the input signal fluctuates in voltage at about the same rate of
the clock signal. However, for typical PWM applications, the clock signal is at a much
higher frequency than the input signal (at least by a factor of 10), which makes the
latter appear almost constant in voltage as it passes through one cycle of the former
(Figure 1.5(b)). Therefore, the PWM signal slowly changes in duty cycle compared to
the clock signal, unlike in Figure 1.5(a). The faster the clock, the better the sampling
because the audio signal looks constant compared to the clock for a longer period of
time. However, having a clock frequency that is too fast results in other problems
that are later discussed in Chapter 4, so choosing the frequency of the clock involves
making a few trade-offs.
17
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Chapter 2
Input Filter
2.1 Design
The system has an input filter that attenuates signals outside of the audio range
of 20Hz to 20kHz. Figure 2.1 shows the circuit diagram of this bandpass filter. It
consists of a high-pass filter with a corner frequency of 10Hz cascaded with a low-pass
filter with a corner frequency of 40kHz. These frequencies were chosen as opposed
to 20Hz and 20kHz because the filters attenuate by a factor of - at the cornerV2_
frequencies, and attenuation is not desired in the audio range. The filtered signal is
then attenuated because the filtering stages introduce some gain, and the signal is
then buffered to be fed to the inputs of the subsequent amplifiers.
R3 R4
N C , C2 U
IN+
47OnF 470nF
RH -10Fi R 36k9e
36kO
High-Pass Filter
R7 Rg
20kQ 10kQ
R5 R6 U
9.IkQ 9. k M
C4 T 470pF
C3
"
470pF
Low-Pass Filter
Rq >L OUT
120kR
Rio10 0OkQ
Attenuator/Buffer
Figure 2.1: Circuit Diagram of Input Audio Filter
19
Each of the filtering sections is a second-order active filter, which means that the
magnitude response decays by a factor of -40dB/dec outside the passband, with the
corner frequency determined by the values of the capacitors and the resistors not in
the negative feedback path of the opamps. Because R1 = R2 and C1 = C2, as well as
R5= R6 and C3 = C4, the formula for the corner frequency of the filters reduces to
1
f-3dB = 27RC'
where R is the value of the resistors and 0, the value of the capacitors for each
filter [7].
Looking at the high-pass filter, the capacitors look like open circuits at low frequen-
cies; therefore, the signal will not pass through. At high frequencies, the capacitors
look like short circuits, and the filter looks like an amplifier with a gain determined
by the ratios of the resistors. Looking at the low-pass filter, the filter looks like a non-
inverting amplifier at low frequencies because the capacitors look like open circuits.
At high frequencies, the non-inverting input of the opamp sits at zero volts because
C3 looks like a short circuit, and no current flows through R6 because C4 looks like a
short circuit as well; therefore, the filter has a gain of zero.
The resistors in the feedback path of the opamps serve two purposes in each
filtering section. First, since the circuit looks like a non-inverting amplifier if the
signal at the input to each filter is the same as that at the non-inverting input of the
opamp, they provide gain of 1 + fior&. Second, they determine the damping factor
of the response of each filtering section by the following equation:
R3or S
where d is the damping factor. A damping factor of 1.5 results in an overdamped
response that looks first-order, which works well for this system because it avoids
unwanted peaking in the frequency response.
An attenuator is added at the output of the bandpass filter to cancel the gain of
the signal that was introduced by the filtering sections. Resistors R9 and RIO work as
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a voltage divider to bring the filtered signal to the voltage level of the input signal for
frequencies in the audio range. The attenuator reduces the gain of the signal by 2.2,
since each filtering section amplifies the signal by 1.5. The filtered and level-adjusted
signal is then buffered to the next stages. Figure 2.2 shows the magnitude frequency
response of the filter before and after the attenuator.
*
Figure 2.2: Log-log Plot of Filter Magnitude Frequency Response
Resistor R11 provides a ground termination when the input is disconnected, so
that the voltage at that node does not float to some random voltage.
2.2 Implementation and Results
Resistors R1 and R2 were chosen to be 36kQ and capacitors C and C2 were chosen
to be 470nF to produce a corner frequency of 10Hz (actually 9.4Hz) for the high-pass
filter. Resistors R5 and R6 were chosen to be 9.lkQ and capacitors C3 and C4 were
chosen to be 470pF to produce a corner frequency of 40kHz (actually 37kHz) for
the low-pass filter. An LM6152 dual opamp was used for U1 and U2 because of the
convenience of having two opamps in one package. An LF356 was used for the buffer
( U3).
21
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Chapter 3
Class-A Amplifier Circuitry
3.1 Gain Stage
The design for the Class-A gain stage used in this project is based on Nelson Pass's
patented design idea to create a balanced input/output amplifier [10]. Balanced
signals are pairs of analog signals of equal magnitude, but opposite polarity. This
circuit, however, was modified to amplify a single-ended input signal. The original
idea was to implement a balanced input/output amplifier, but that circuit would
have had two different outputs, which would have required two output stages, one
for each of the balanced signals, thus needing four Class-D amplifiers to feed signals
into the positive and negative supplies of the two output stages. The resulting circuit
would have been humongous and would have consisted of five different amplifiers and
two output stages, so a simpler design was chosen instead with three amplifiers and
one output stage. Amplifiers that produce a balanced output also require common-
mode feedback circuitry to keep the bias voltages and currents of the amplifier stable.
This circuitry would have added another level of complexity to the amplifier that
sometimes also adds distortion if not designed carefully. Figure 3.1 shows the circuit
diagram of the Class-A amplifier implemented in this system.
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3.1.1 Open-Loop Behavior
The gain stage consists of a differential folded cascode amplifier with zener diodes
on the output branch to bias the output stage into Class-A operation. MOSFETs
M, through M4 are the folded cascodes that behave as voltage-amplifying transistors.
The gates of M, and M 2 are the inputs to the gain stage, while the drain of M3 forms
the output. These transistors are biased by MOSFETs M5 through M10 , which behave
like constant current sources, where M5 and M6 source 40mA and M6 through M10
sink 20mA of current. Zener diodes Z and Z2 provide a bias of 4.7V, regardless of the
current flowing through them, as long as it is at least 1mA, to ensure that the output
stage transistors remain in Class-A operation. See Chapter 5 for a discussion of the
output stage. The MOSFETs chosen to implement this gain stage were IRF610 (see
Appendix A for datasheet) for the N-channel devices and IRF9610 (see Appendix B for
datasheet) for the P-channel devices. These transistors have a very high breakdown
voltage from drain to source of 200V (positive for the former and negative for the
latter) and can drive up to 3.3A of drain current for the N-channel devices and -1.75A
for the P-channel devices, which is more than enough to sustain reasonable stresses in
the circuit. The zener diodes used were 1N750, which are rated to drive up to 85mA
of current in reverse breakdown. Z3 and Z4 are placed on the other branch of the gain
stage to keep the two sides symmetric. Symmetry is very important when designing
amplifiers to avoid issues of distortion that can occur if there are any mismatches in
the circuitry.
Folded cascodes vary from regular cascodes in that they use complementary tran-
sistors to achieve this configuration. In this circuit, M, and M2 are the N-channel
common-source transistors of the cascode, while M3 and M4 are the P-channel common-
gate transistors. This arrangement allows for the benefits of a regular cascode, such as
reduced distortion and reduced Miller effect, while significantly reducing the voltage
drop that occurs across a regular cascode. In fact, the DC level of the signal is the
same at the input and at the output because the increase in voltage that occurs at
the N-channel MOSFET gets subtracted by the P-channel MOSFET. However, the
25
folded cascode burns more power than a regular cascode because current has to flow
through two branches of transistors.
Resistor R4 makes the amplifier more stable by increasing the differential resis-
tance seen into the drain of the input devices, therefore moving the second pole of
the amplifier to a higher frequency. However, this resistance also inversely affects the
gain and the bandwidth of the amplifier, so its value cannot be too large. A little bit
of gain and bandwidth are given up for improved stability and purer audio quality.
A compensation network is not needed with this amplifier because there is only one
stage of amplification and the load capacitance acts as a compensation capacitor for
the folded cascode. Had this capacitance not been enough to keep the amplifier sta-
ble, a capacitor could have been placed at the output of the gain stage to increase the
load capacitance and move the dominant pole of the amplifier to a lower frequency.
Resistors R5 through R10 in Figure 3.1 are "Q-killer" resistors that reduce the
possibility of oscillations in the circuit because of their close proximity in the signal
path to the parasitic capacitances and inductances of the MOSFETs. These resistors
increase the impedance seen by the MOSFETs at high frequencies and dampen out
any oscillations that might occur without them due to the parasitics of the devices.
The networks consisting of potentiometers P and P2 , zener diodes Z5 through
Z10, and resistors R11 and R 12 provide voltage biases to the gates of their respective
MOSFETs. The zener diodes act as voltage sources that are part of the biasing chain,
while the resistors determine the amount of current that flows through each network
(about 5mA), and the potentiometers, used as rheostats, allow for tweaking the gate
voltages to their desired values. The zener diodes used were 1N747 for the 3.6V diode,
which are rated to drive over lOOmA of current, 1N750 for the 4.7V diodes, which can
drive up to about 85mA, and 1N965 for the 15V diodes, which can handle over 20mA
of current. The network connected to M3 and M4 produces a bias of 5.5V from the
positive supply, while the one connected to M5 and M6 produces a bias of 4V from the
positive supply. The latter bias controls the amount of current that flows through the
branches of the amplifier; 4V corresponds to 40mA through M 5 and M6. Capacitor
C3 is a short circuit in the audio range (and higher) to provide a low impedance at the
26
gates of M3 and M4, which are common-gate amplifiers. MOSFETs M7 through M10
do not require a biasing network because they receive their respective gate voltage
through feedback biasing; the connection from drain to gate (through "Q-killer" R6 )
of MOSFET M7 keeps the gate voltage at its appropriate level as determined by the
current flowing through the device. In amplifiers with a single-ended output, this
connection is what replaces extra common-mode feedback circuitry for an amplifier
with a balanced output, which is usually fairly complicated.
The open-loop characteristics of the gain stage include a DC gain of 93dB, a
crossover frequency (or gain-bandwidth product) of 2.8MHz, and a phase margin of
63 .
3.1.2 Closed-Loop Behavior
The folded-cascode amplifier obtains negative feedback from the output of the whole
amplifier through resistor R2 back to the negative input of the gain stage before the
"Q-killer" resistor R5 . R 2 closes the loop, and now the gain stage behaves like an
opamp, where the inverting gain of the amplifier is now simply determined by the
ratio of the feedback resistor to the input resistor R 1.
R2
closed loop gain =
Rt1
R 2 is actually implemented with a rheostat in order to be able to manually control
the gain of the amplifier. Taking feedback from the output of the whole amplifier,
as opposed to just from the output of the gain stage, reduces the distortion of the
signal at the output because the gain stage corrects for any distortion that might be
introduced in the output stage. If feedback were taken from the output of the gain
stage, only the signal at that node would be corrected, leaving the output without
any feedback correction. Also part of the feedback network, capacitor C2, in the
words of Thagard and Pass, creates "a small amount of high frequency roll-off, not
enough to significantly affect the audio signal, but enough to help keep the local radio
station from being received" [11]. An inverting gain was chosen for this stage because
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the Class-D amplifiers also invert the signal, and, obviously, all signals at the output
stage have to be in phase.
Capacitor C1 is included for AC coupling of the signal coming into the input of the
gain stage, blocking out any DC component that such signal might have. Resistor
R3 helps with bias current-induced voltage offset cancellation. If there is any bias
current into the input terminals of the amplifier, it will appear on the inverting input
as a voltage offset across the resistance seen at that node, which in this case is the
feedback resistance plus the "Q-killer" resistance, or approximately just the feedback
resistance. By making R 3 that same resistance, the non-inverting input sees the same
resistance and, thus, will have the same offset voltage. Since the gain stage is a
differential amplifier, meaning it only amplifies the difference between the voltages at
the two input nodes, the two offset voltages cancel each other out and do not affect
the output. Although the input devices are MOSFETs, which conduct very little to
no input bias current, it is common practice to include this resistor just in case.
Figure 3.2 shows the frequency response of the closed-loop gain stage. The low-
frequency behavior is dominated by C1, which looks like a zero at zero frequency. At
around 20Hz, the response flattens out at a gain of 28 with a phase of -180' in the
passband, hence, the signal will be inverted at the output (inverting amplifier). The
bandwidth, or -3dB frequency, is 47kHz and is mainly determined by the combination
of R2 and C2. The response then rolls off with a slope of -20dB/dec to attenuate all
high-frequency behavior.
The entire Class-A amplifier, including the output stage, which will be explained
in Chapter 5, can be represented by the circuit in Figure 3.3. The resistors and
capacitors are the same as those in Figure 3.1. As previously mentioned, the amplifier
behaves like an opamp, where the gain stage is powered by static ±50V supplies, and
the output stage is powered by Class-D amplifiers, which are presented in Chapter 4.
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Figure 3.2: Frequency Response of Closed-Loop Gain Stage
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Figure 3.3: Simplified Circuit Diagram of Class-A Amplifier
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Chapter 4
Class-D Amplifier Circuitry
The Class-D amplifier is more complex than the Class-A amplifier in that the former
has five stages, while the latter, only two. A triangle wave has to be generated to be
compared with the input audio signal in the Class-D amplifier to generate a Pulse
Width Modulation signal. This signal is then current-amplified to drive the large
input capacitances of the H-bridge transistors and level-shifted to be able to turn
on and off these output devices, whose source terminal is at a floating voltage. The
signal gets amplified at the H-bridge, which is powered by voltages higher than those
of the previous stages, and then low-pass filtered to remove the clock and obtain back
the audio signal, now amplified. Figure 4.1 shows the block diagram for the Class-D
amplifier.
Triangle-Wave
Clock Generator PWM Signal
Comparator H-Bridge Lo Pass TAm lifier
Input Signal Rails
Figure 4.1: Block Diagram of Class-D Amplifier
For an open-loop design, i.e., without feedback, the gain is determined by the
ratio of the supply voltage of the output stage to the supply of the PWM-generating
circuitry. With a closed-loop implementation, i.e., with feedback, the gain is depen-
dent on the feedback network. Figure 4.2 shows the circuit for the Class-D amplifiers
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used in this system. It is configured in a closed-loop implementation, where the gain
is determined by the ratio of resistors R2 to R1. The gain is negative, which means
that the output is inverted in phase, or 1800 out of phase, from the input. The com-
parators and opamps are powered by ±15V supplies, while the PWM drivers and the
H-bridge have t50V supplies. Had this amplifier been implemented in open-loop, the
gain would have been - or 3.3, and it would not have included opamp U2, which is
a compensator. Also, this implementation has no feedback control over the behavior
of the higher voltage output stage, which usually makes matters more complicated.
Using feedback also allows for variable gain by using a rheostat in the place of R2,
which is the case in this system, and makes the amplifier more stable. See Section 4.5
for a description of the feedback circuitry used in the Class-D amplifiers.
4.1 Triangle-Wave Clock Generator
The first stage in the block diagram of the Class-D amplifier involves generating a
triangle wave at a frequency larger than the input signal. The audio input is compared
with this clock to create the Pulse Width Modulation (PWM) signal that encodes the
audio signal. See Section 1.2.1 for an explanation of PWM. The clock signal is ideally
as fast as possible in order to encode the input signal better and be able to filter it out
easily. However, the faster the clock, the slower the circuit becomes in comparison.
Switching losses in the output switches are proportional to the clock frequency, so the
efficiency of the amplifier will decrease as clock frequency increases. Another problem
with high clock frequencies is the introduction of electromagnetic interference (EMI)
as well as RF interference at frequencies that are harmonics of the clock frequency
that can couple to other circuit elements and cause oscillations. Additionally, fast
components with small parasitic capacitances are either difficult to find or expensive.
Because of these factors, there is a trade-off between good encoding and simplicity of
the output filter, and high power efficiency, low EMI and RF emissions, and cost. A
factor of 10 greater than the fastest signal being amplified is a reasonable choice for
the clock frequency, or 200kHz.
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A signal-generator chip, the ICL8038 (see Appendix E for datasheet), produces
the triangle wave clock. The rheostats connected to pins 4 and 5, and the trimmer
capacitor connected to pin 10 of the chip determine the frequency of oscillation. A
50% duty cycle is obtained when the rheostats are at the same resistance value. The
formula for the frequency is
0.33
RC'
where R is the value of the rheostats and C is the value of the trimmer capacitor.
The magnitude of the output of the ICL8038 is one third of the supply voltages; thus,
for this circuit, the output will swing between ±5V.
The clock signal from the same oscillator has to go to both Class-D amplifiers
so that the signals of both circuits are synchronized. The comparators that take
the triangle wave as input have high-impedance input nodes, so the output of the
ICL8038 can be connected directly to both comparators without any buffering.
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4.2 H-Bridge Stage
Although the H-bridge follows the comparator and driver stages in the sequential
order of the class-D amplifier, it is necessary to first describe the H-bridge before
explaining how to drive it.
The H-bridge in itself is a very simple structure, as shown in Figure 4.3. Fig-
ure 4.3(a) shows the full H-bridge that shows how this structure got its name. It
consists of four N-channel MOSFETs that behave as on-off switches. They take the
PWM signal as their input, where the signal into transistors M, and M4 is the inverse
of that into M 2 and M3 . Thus, Mi and M4 will be on while M2 and M3 are off,
and vice-versa. When the devices are on, current flows directly to the load from the
supplies. Figures 4.3(b) and (c) show two possible configurations for a half H-bridge,
where two devices are used instead of four, and the devices are connected to bipolar
supplies, instead of a positive supply and ground, as is the case with the full bridge.
The half bridge can be implemented with two transistors of the same gender, where
one has as input the inverse of the signal of the other, like in Figure 4.3(b). It can
also use a NMOS and a PMOS devices, where both have the same input signal, such
as in Figure 4.3(c).
+50V +50V +50V +50V
Input OJ M, M3  Input Input Input
+ Output 
----- Output Output
Input M2 M4  Input Tinpt o-] Input -]
-50V -50V
(a) (b) (c)
Figure 4.3: Different H-Bridge Circuit Diagrams
In the case of the full H-bridge, even though the transistors are connected between
+50V and ground, the output sees a difference of 100V. This behavior happens be-
cause the output is connected between the two half bridges in a floating manner, and
the MOSFETs are switched in a diagonal manner with one branch's high side and
the opposite branch's low side on, while the other two sides are off. For example, if
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the junction between the source of Mi and the drain of M2 is referenced as the posi-
tive terminal of the output and the junction between the other two transistors is the
negative terminal, when Mi and M4 are on, the positive terminal sees +50V, while
the negative terminal sees OV. At this point, the output sees a voltage drop of +50V.
Then, when the positive side is at OV and the negative side is at 50V, the output sees
a voltage drop of -50V. The signal on the '-' side of the output is 1800 out of the
phase from the signal on the '+' side. Therefore, this arrangement uses a single-sided
supply to create the effect of a dual supply across the output, as long as the output
can take a differential signal. If the amplifier were used to drive a speaker directly,
this configuration would be optimal because it only requires an unipolar supply, and
MOSFETs M2 and M4 have their source ground-referenced, which makes them much
easier to drive.
The half-bridge configurations produce a single-ended PWM signal output that
toggles between the positive and negative supplies. This stage of the Class-D amplifier
could also be ground-referenced instead of having bipolar supplies, but the PWM
output signal would be centered around half the supply voltage, so a large AC coupling
capacitor would be needed at the output to block out the DC component and center
the signal around zero volts, if no DC voltage is desired at the output.
As just described, the operation of the H-bridge is quite simple. However, gener-
ating the voltages to drive this stage is rather complicated. First of all, the source of
at least the devices connected to the positive supply is connected to the output, which
is a varying voltage. Therefore, this device must be driven with a signal that goes
well above the positive supply when the output is high to ensure that the transistor
will turn on during this time interval. Second, the output from the comparator stage
swings between ±15V, so this signal needs to be properly shifted in voltage to the
levels of the output devices. Additionally, the impedance looking into the gates of
the H-bridge transistors is capacitive, due to the large parasitic capacitance seen from
gate to source. Therefore, the driver also has to conduct a good amount of current
into the gates to charge up these capacitors quickly.
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4.2.1 Shoot-through
Another problem that occurs when driving the H-bridge arises from the non-idealities
of circuit elements, mainly the large parasitic capacitances of the output devices.
The following analysis assumes an H-bridge with two N-channel MOSFETs, but is
easily converted to apply for an output stage with transistors of opposite genders by
inverting the bottom signal in the following figures.
Although, the PWM signal driving the output stage is a square wave, it is not a
perfect square wave, like in Figure 4.4(a). It actually looks more like Figure 4.4(b),
which includes regions where it is unclear if the devices are going to be turned on or
off, i.e., at the rising and falling edges of the signal. In fact, both transistors will be
on at the same time, even if for a very small period of time, essentially creating a
short circuit between the positive and negative supplies, sending a surge of current
through the devices. This problem is called "shoot-through" and typically leads to
the MOSFETs overheating and igniting into flames.
O NOFF N OFFI ON OFF' ON OFF
(a)
ON OFF ON 0OFF ON
O ON OFF :1F ON
(b)
ON ON OFF ON OFF ON FF N
ONOFF 0 _FF OFF
ON OFF ON OFF ON OFF N OFF N
Figure 4.4: Shoot-through
The shoot-through problem can be resolved by offsetting the duty cycle of the
square waves to ensure that one signal has fully reached its low value before the other
starts to go high, as seen in Figure 4.4(c). This solution creates a dead zone where
both transistors are off, introducing some distortion into the PWM signal. However,
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the frequency components of the distortion are above the switching frequency, so
they are filtered out by the output filter and do not affect the audio signal, as long as
the distortion is minimized as much as possible [8]. Section 4.3 explains the PWM-
generating circuitry that takes care of minimizing shoot-through.
4.2.2 Choice of Devices
Another consideration when designing Class-D amplifiers is the choice of devices for
the H-bridge. First of all, MOSFETs were chosen, as opposed to BJTs, because
of several reasons. Bipolar transistors are current-controlled devices, requiring large
amounts of base current to keep the device in the "on" state. Additionally, larger
reverse base currents are required to quickly turn off the BJTs. MOSFETs, on the
other hand, are voltage-controlled devices, making them much quicker when used in
fast switching applications. They also do not suffer from the previously mentioned
reverse current effect of the BJTs when they are switched off. Furthermore, using a
voltage-controlled device fits in nicely with this application because the PWM input
is a voltage-controlled signal [5]. However, as will be described in Section 4.4, power
MOSFETs, which can conduct high currents and sustain large voltages across them,
require a large current to be driven into their gates to avoid a slow transient response
of the input capacitance of the transistors, but do not need to maintain that current
once the parasitic capacitors are charged up.
Another favorable characteristic of MOSFETs over BJTs is the fact that the for-
mer have less on-state resistance than the latter, more closely resembling a short
circuit and minimizing on-state power losses, as well as heat buildup within the de-
vice. Furthermore, MOSFETs have a negative temperature coefficient, which means
that the current through the transistor will not increase as the temperature of the
device increases for large values of current, whereas BJTs have a positive temperature
coefficient.
NMOS transistors are usually used for the H-bridge to avoid the differences that
exist between NMOS and PMOS devices. P-channel MOSFETs are usually slower,
i.e., they have a larger input capacitance, than N-channel MOSFETs, and have larger
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on-state resistance as well. Having all N-channel devices when implementing a full
bridge is common practice because two transistors are ground-referenced, so they can
be driven with a ground-referenced signal that does not necessarily swing between the
supplies of the bridge, such as the output of a comparator chip. When implementing a
half-bridge, two NMOS devices can still be used, but now both devices are connected
to either the positive or the negative supply, so the input of the transistor whose source
is connected to the negative supply has to be level-shifted to also be referenced to the
negative supply. If a N-channel and a P-channel device are used for the half bridge,
the sources of both transistors are connected to the same node, so they can be driven
with the same, but complementary (i.e., changing N-type for P-type devices), circuitry
referenced to the output node. However, having different capacitances means that
the falling edge of the output signal, when the PMOS transistor switches from off to
on, will be slower than the rising edge, when the NMOS transistor switches from off
to on, but this behavior does not affect the output significantly. Also, having different
on-state resistances translates to having a larger voltage drop across the P-channel
MOSFET when it is on, which results in a slight offset in the output signal after the
clock has been removed. This problem can be resolved with feedback correction, as
will be explained in Section 4.5.
For this project, the Class-D amplifiers drive the drains of MOSFETs, so the
outputs have to be single-ended and in phase; therefore, a full H-bridge cannot be
used. The half bridge with complementary devices was chosen because the transistors
can be driven with the same, but complementary, circuitry, therefore simplifying the
design process. Section 4.4 explains the driver circuitry.
The devices chosen to implement the H-bridge were the N-channel IRFP240
(see Appendix C for datasheet) and the P-channel IRFP9240 (see Appendix D for
datasheet). Both devices have a drain-to-source breakdown voltage of 200V (positive
for the former and negative for the latter), and the NMOS transistor is rated to drive
up to 20A of on-state drain current, while the PMOS transistor, up to -12A, so they
can withstand the stresses of this circuit. These devices also have on-state resistances
of 0.18Q and 0.5Q and input capacitances of about 1300pF and 1400pF, respectively.
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These resistances lead to small voltage drops when the devices are on that slightly
reduce the efficiency of the amplifier and do not allow the output to fully reach the
supply voltages, but these effects are fairly small and, thus, neglected during design.
However, these resistances can dissipate a significant amount of power, so the devices
have to be heat sunk properly. The input capacitances are the main cause of the
slow rising and falling edges of the PWM signal, as previously mentioned, but are
also responsible for switching losses during the transitions of the square waves, which
also reduce the efficiency of the Class-D amplifier. The power dissipated in these
capacitances is proportional to frequency and capacitance, so the capacitances have
to be as small as possible and the frequency not be too high, as previously discussed.
However, large power MOSFETs, such as the ones chosen here, are typically slow,
i.e., they have large input capacitances, so the circuitry has to be designed around
these non-idealities.
4.3 Comparator Stage
After generating the triangle clock signal, the next stage of the Class-D amplifier
compares that signal with the input audio signal to generate the PWM signal. A
LT1011 comparator chip can easily perform this task, where the audio signal is con-
nected to the negative input, and the clock signal, to the positive input. Because of
this configuration, the comparator actually outputs an inverse PWM signal, meaning
small duty cycle for high audio input and vice-versa, but the driver stage that follows
inverts the signal to get the correct phasing. To get a fast rise time on the output
signal of the LT1011, which has an open-collector output stage and sees a capacitive
load, a pull-up resistor of 300Q is used to drive as much current out of the output
device of the chip as it can handle without frying it. The LT1011 can source or sink
up to 50mA of output current and produces a fast enough output signal.
However, as seen in Figure 4.2, two comparators are used to generate two different
PWM signals and prevent shoot-through in the H-bridge. Resistors R9 and RIO
generate a slight negative voltage offset, while R11 and R12 generate a slight positive
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voltage, to produce two square waves that do not have the same duty cycle, but are
slightly offset from each other to avoid shoot-through. As mentioned before, this
stage generates inverse PWM, so the offset voltages are intentionally backwards, i.e.,
negative for the high signal and positive for the low. It was found empirically that an
offset of 1.5V reduces shoot-through to a level that does not stress the output devices
too much and does not introduce significant distortion to the output. The resistors
can be implemented with potentiometers to adjust this offset value. Capacitors C3
and C4 AC couple the signal between opamp U2 and the comparators to correctly
bias the PWM-generating ICs.
4.4 PWM Driver Stage
After generating the PWM signals that swing between ±15V, these signals have to be
level-shifted and current-amplified to drive the H-bridge devices, which are connected
to ±50V supply voltages and have large input capacitances. Figure 4.5 shows the
circuit that accomplishes these objectives, including the H-bridge [12].
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Figure 4.5: PWM Driver with H-bridge
41
It is best to analyze this circuit by looking at its behavior during the different
phases and transitions of the input signal. MOSFET M1 inverts the input signal;
therefore, assuming the input is high, the output of the H-bridge is low at -50V,
which means that M4 is on while M2 is off. Because M 2 is off, the voltage at its gate
is -50V. Also during this phase, diode D1 is on, so transistor Q, sees +50V at its
collector; therefore, there are 100V across resistor R 2, which means that 1A of current
flows through it. This 100Q resistor has to be able to dissipate 25W of power.
Capacitor C1 stores a voltage of at least 35V so that, when the input signal is
low at -15V, the gate of M, sees at most -50V, causing the device to switch off.
R1 creates a large time constant, so that C1 does not discharge during the high and
low states of the PWM signal. When the input signal transitions low, M opens, and
the current flowing through R1 now flows into the base of Q1, turning the bipolar
transistor on. D2 is open because no current can flow through it. Current then flows
out of C2 and through Qi to charge up the input capacitance of M2 so that the
MOSFET will turn on. Once M2 turns on, the output voltage switches to +50V.
Because capacitor C2 had 100V across it before the output voltage transitioned and
because of its large value of capacitance, it does not discharge, which means that the
collector of Q, now sees 150V. This voltage now causes D1 to open and current to
stop flowing through R2, turning off Q, and maintaining a voltage of 150V at the
gate of M2 . The circuit now stays at rest until the next transition.
When the input signal transitions high, M, turns on, changing the voltage at its
drain to -50V, which turns on D2 and causes current to flow through R 2 from C2.
The current flowing through D2 comes from the discharging input capacitance of M2 .
Once that capacitance discharges, the voltage at the gate of M2 becomes -50V, the
device turns off and the output voltage toggles to -50V after M4, which was off
during the previous phase of the square wave, turns on. This transition, in effect,
causes the voltage at the collector of Qi to change to +50V, turning on D1 and driving
1A of current through R2 once again. This behavior repeats as the input signal keeps
transitioning.
The same, but complimentary, analysis applies for the bottom circuit, which uses
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P-type devices instead of N-type.
Resistors R3 and R6 are "Q-killers" that prevent oscillations in the output devices.
They slightly slow down the charging and discharging of the input capacitances of
the H-bridge transistors, but it is another trade-off that has to be made to keep
the amplifier stable. D3 and D6 provide reverse polarity protection to the H-bridge
transistors.
A very important consideration when designing this stage is speed. The faster the
circuit, the smaller the rise and fall times of the square waves, and the shorter the
amount of time where shoot-through can occur. Having a very short amount of time
where shoot-through can occur means that the input signals have to be offset less,
reducing the distortion that appears at the output. To achieve a fast circuit, the time
constants associated with the parasitic capacitances of the devices have to be as small
as possible, which can be achieved by making R 2 and R3 as small as possible. However,
the smaller the resistances, the more power they have to dissipate, which reduces the
efficiency of the amplifier, so another trade-off has to be made between speed and
efficiency. Additionally, the devices themselves have to be fairly fast. However, fast
devices are typically expensive, so yet another trade-off exists, now between speed
and cost of the components.
Given these considerations, the parts chosen to implement this circuit were IRF610
and IRF9610 for M and M2, respectively, which have on resistances of 1.5Q and 3.OQ,
and input capacitances of 135pF and 170pF, respectively. The bipolar transistors are
ZTX457 (see Appendix F for datasheet) for the NPN and ZTX557 (see Appendix G
for datasheet) for the PNP. They have a collector-to-emitter breakdown voltage of
300V, can drive up to 0.5A of continuous collector current, and have an fT of 75MHz.
The diodes selected were 8ETH03 (see Appendix H for datasheet), which have a
maximum reverse voltage of 300V, can drive up to 8A of forward current, and have
a reverse recovery time of 35ns.
(As a side note, if the Class-D amplifier were to drive a load that can take a
differential signal, such as a speaker, Figure 4.6 shows a possible driver for a full H-
bridge output stage including the H-bridge. As mentioned before, it is easier to drive
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Figure 4.6: PWM Driver for a Full H-bridge
a full H-bridge because two of the transistors have their sources tied to ground, so
no level-shifting circuitry is necessary for those transistors. As seen from the figure,
the input PWM signal is tied simply through a resistor to the devices connected to
ground. This circuit would need some extra circuitry for a closed-loop implementation
that would take the difference of the two output nodes and use that voltage for
feedback [8]. For an open-loop design, this extra circuitry would not be necessary
because no feedback is taken.)
4.5 Feedback Control
As previously mentioned, negative feedback can be used to improve the performance
of the amplifier and control its gain simply with two resistors. The feedback circuitry
consists of, referring back to Figure 4.2, resistors R2 and R1, capacitor C2, and opamp
U2 . The ratio of R2 to R1 sets the gain, an inverting gain, of the Class-D amplifier
in the audio range, which is -28 in this case, same as the Class-A gain stage. The
opamp behaves like an integrator and sums the input signal with the output signal.
The capacitor filters out the clock from the output signal, behaving as a low-pass
filter with a corner frequency of
50
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where N is the ratio of the supply voltage of the H-bridge to the supply voltage of15
opamp U2 . The resulting error signal out of the opamp is then fed to the comparators.
The corner frequency of the integrator has to be lower than the clock frequency, so that
the capacitor can filter it out, but higher than the largest frequency being amplified,
so that the capacitor does not attenuate it [8]. With the values chosen (R 2 = 50kQ,
C2 = 470pF), the corner frequency is 23kHz. It was found empirically that smaller
values of capacitors, and thus, higher corner frequencies, did not filter out enough of
the clock component of the output signal to keep the loop stable.
The positive input of U2 is connected to a bias voltage determined by the ratio
of resistors R7 and R8 . For the amplifier acting as the positive supply to the Class-A
output stage, the resistors are connected to +15V and create a bias of +1OV. In
the case of the amplifier that provides the negative supply to the Class-A output
stage, the resistors are connected to -15V and create a bias of -10V. Because of
these offsets, the two Class-D amplifiers will not have the same duty cycle, but, after
the PWM signals are filtered, they will both have the same AC component with a
different DC component as determined by the respective biases. These voltages act as
the drain-to-source voltages of the Class-A output devices to ensure that they operate
in the saturation region. A VDS of 1OV also allows for some variations, while still
keeping the response of the Class-A output stage linear, in case there is any distortion
in the output signal of the Class-D amplifiers. The input signal to these amplifiers
also has to be offset by the same respective voltage so that the output actually sees
the correct bias. Resistors R5 and R6 achieve this objective. Capacitor C AC couples
the input signal, which comes from the input audio filter (described in Chapter 2),
and opamp U1 buffers the biased signal.
This feedback network also corrects for the slight offset that would occur at the
output if the amplifier were run in an open-loop configuration, due to the difference
in on-state resistances of the H-bridge NMOS and PMOS devices, which is another
advantage of the closed-loop design.
A LM6152 is used for the buffer and compensator opamps because it has two
opamps in the same chip and reduces the circuitry used.
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4.6 Low-Pass Filter
The PWM signal from the H-bridge is low-pass filtered to remove the clock signal and
retrieve the amplified audio signal. The filter created to do this operation has to be
constructed using only inductors and capacitors to avoid resistive losses that would
reduce the power efficiency of the Class-D amplifier. Since the maximum frequency of
the audio signal is 20kHz and the clock signal is at 200kHz, this filter has to be quite
sharp, requiring at least four poles, to attenuate the clock signal as best as possible.
The LCLC topology shown in Figure 4.2 was chosen because, given certain values
of inductances and capacitances, it can achieve a Butterworth response, which is flat
in the passband. This behavior is ideal for audio applications because the magnitude
of the output signal does not change over frequency in the passband. It is also a
four-pole filter, so it attenuates at a rate of -80dB/dec. For a corner frequency of
20kHz, the magnitude of the 200kHz clock is a factor of 10-4 smaller than signals
in the passband after the filter. A more appropriate corner frequency could have
been 30kHz since there is a factor of -I- of attenuation at the corner frequency, but
most people cannot hear past around 15kHz, so this choice does not create audible
differences. Also, a clock frequency of 300kHz would have been required to still get
-80dB of attenuation, which would have made the design of the Class-D amplifier
more complicated and increased the switching losses.
Choosing values for the inductors and capacitors was not an easy task. Bowick [2]
lists normalized values of reactive elements given the number of poles in the filter
and the ratio of load to source resistances, but finding the resistance looking into
the drain of the output MOSFETs, which operate in the saturation region, was quite
difficult, but it was known to be of a large value (on the order of lkQ or 10kQ).
Finding the actual values of the reactive elements then depends on the load resistance
and the cutoff frequency, where the inductance values are directly proportional to
the load resistance and the capacitance values are inversely proportional, and both
are inversely proportional to the cutoff frequency. Then the source resistance was
approximated to be very close to zero and a large value of resistance was chosen
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(5kQ). The values for the reactive elements were subsequently calculated according
to Bowick, and, finally, tweaked empirically according to the above relationships to
get the desired response. A small resistance of 0. 1Q was added at the input of the filter
to add some damping in the frequency response. This resistance barely affects the
efficiency of the amplifier since it is so small. Figure 4.7 shows the response obtained,
which is not quite Butterworth, but has no peaking, and is down by -3.3dB at 20kHz,
and -85dB at 200kHz, so it meets the goals. The response for the filter driving the
P-channel devices in the output stage has just slightly less gain than that for the filter
driving the N-channel devices, but the difference is barely noticeable.
Figure 4.7: Frequency Response of Class-D Output Low-Pass Filter
The values chosen for the reactive elements that appear in Figure 4.2 would most
likely behave differently when the filter is implemented in the lab because these ele-
ments add non-idealities that are not accounted for in simulation. Inductors typically
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have their own resistance, on the order of tens of ohms, that is associated with the
wire that is wound around the cores. 16AWG magnet wire was wound around iron
powder torroidal cores with an inductance index of 2600pH/100 turns to create the
inductors. The capacitors also contribute some resistance, although much smaller
than that of the inductors, that will affect the behavior of the filter. Also, the O.1Q
resistor would be removed. Therefore, getting the correct response out of this filter
would involve some tweaking in the lab given the relationships mentioned in the pre-
vious paragraph. However, the filter was not implemented in lab, so physical values
for the reactive elements could not be determined.
4.6.1 Phase Shifting
As seen from Figure 4.7, some phase shift is introduced to the signal at the output
of the filter. At 10kHz, for example, there is a phase shift of -470. The Class-A
amplifier adds very little or no phase shift to the signals at its output; therefore, a
phase shifting network has to be added to this amplifier, so that all the signals going
to the output stage are in phase. The easiest way to solve this problem is to place the
same low-pass filter described above before the Class-A amplifier to shift the phase
of its input, so that the output lines up with the signals that are connected to the
supplies of the output stage, which come from the Class-D amplifiers. Because the
load of the Class-D amplifiers, i.e., the drains of the MOSFETs in the output stage,
is of fairly high impedance, the filter that precedes the Class-A amplifier does not
require a separate damping resistor as its load; the load presented by the input of the
Class-A amplifier is sufficient to get the same response (magnitude and phase) from
the Class-A phase-shifting filter as that from the Class-D output filters.
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Chapter 5
Output Stage
Figure 5.1 shows the output stage of the amplifier designed in this system. It consists
of MOSFETs M1 through M8 arranged in a push-pull configuration. They act as
voltage followers from the Class-A gain stage, but drive current from the supply to
the load. In this case, the supplies are the signals at the output of the Class-D
amplifiers.
in from
Class-D hi
R through R8 = 1 OO
in from R9 through R,6 = 0.47Q
Class-A hi
R, R, R3 R4
M, DI M, D2 M3  D3  M 4  D 4
R9  RRRfeedback to R
Class-A gain stage
R13  R4 R15  R16 R17
M5  D5  M6  D6  M7  D7  M8  Dg C, _
R5 R6  R7  R8in from
Class-A lo
in from
Class-D lo
Figure 5.1: Circuit Diagram of Output Stage
The output stage is biased into Class-A operation by the 4.7V zener diodes in
the Class-A gain stage. This voltage creates a quiescent bias current of about 825mA
through the transistors and is sufficient to keep them in the saturation region when the
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input signal swings; therefore, there is a linear relationship between input and output.
Having four legs of push-pull devices allows for the devices to share the current instead
of having one leg where the two devices have to conduct all the current that flows into
and out of the load. The quiescent bias current of the output stage is, thus, about
3.3A, and it can swing 1OApp. Therefore, each half (N-side and P-side) sees only half
of that swing, which translates to the individual transistor currents swinging only
1.25App. Having more than one leg reduces the stresses on the devices as well as the
power dissipated, so they do not generate as much heat individually.
Resistors R1 through R8 are "Q-killers", i.e., they help prevent oscillations in
the output stage transistors. Resistors R9 through R16 protect the devices, slightly
limiting the bias current that flows through them, which provides thermal stability
for the transistors [9]. The value of these resistors is very small so as to not create a
large voltage drop across them that would reduce the power efficiency of the amplifier.
The feedback connection back to the Class-A amplifier compensates for most of this
slight voltage drop. These resistors have to be able to dissipate a significant amount
of power, at least 1W, without burning out. Diodes D, through D8 provide reverse-
polarity protection to the MOSFETs. Resistor R 17 and capacitor C1 comprise what
is known as a Zobel network, which compensates for the inductive impedance of the
speaker at high frequencies, so that the output stage sees a resistive load for all
frequencies. Assuming an 8Q speaker, R 17 must also be 8Q and C must be (La2
where L is the inductance of the speaker, for the load to look resistive and equal to
8Q over all frequencies [1].
The MOSFETs chosen to implement the output stage are the same as those used
for the H-bridge: IRFP240 for the N-channel transistors and IRFP9240 for the P-
channel transistors. They are fairly strong devices that can withstand the stresses
of the output stage, and they are MOSFETs, so they do not suffer from thermal
runaway, as described in Section 4.2.2. The diodes used were 8ETH03, same as in
the H-bridge of the Class-D amplifiers.
Figure 5.2 shows the frequency response of the entire system. The low-frequency
behavior is determined by the input filter, while the high-frequency behavior is limited
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Figure 5.2: Frequency Response of Entire System
by the filters at the output of the Class-D amplifiers and at the input of the Class-A
gain stage.
5.1 Power Considerations
With ±50V supplies, the maximum theoretical power delivered to the load is 150W
if the signals could swing all the way between ±50V. However, with a 10V offset, the
Class-D amplifiers can only swing 80Vpp, or between +50V and -30V for the higher
voltage Class-D amplifier and +30V and -50V for the lower voltage one. To keep
the drain-to-source voltages of the output stage constant, the output of the Class-A
amplifier, which is the signal that is buffered to the load by the output stage, must
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also be kept to a maximum of 80Vpp. Given the formula for average power,
1,M2
8Q'
where VRMS is the peak voltage divided by v'2 and 8Q is the resistance of the speaker
load, the maximum average power delivered to the load is 100W.
A gain of 28 was chosen for the amplifiers because an input from a device such as
a CD player, whose output is contrained from zero to one volt RMS (zero to about
1.414 peak volts), is assumed. Therefore, 1.414Vp * 28 = 40Vp or 80Vp, which is
the limit of the output signal.
Each MOSFET in the output stage sees an average current of 825mADC plus the
average of the 1.25App AC current. The AC current is delivered to the load, while the
DC current is dissipated as heat. Therefore, since they always see a drain-to-source
voltage of 1OV, the average power dissipated in each transistor is
PD,n = 1OV * 825mA = 8.25W
Under typical Class-A operation, this amount would be much higher. These MOS-
FETs are mounted on 4.75 in. by 3.5 in. by 1.25 in. heat sinks to help spread the
heat and provide thermal stability. The H-bridge transistors are also mounted on
similar heat sinks, and 14AWG wire is used wherever large amounts of current (over
1A) flow. All other circuitry that does not carry as much current was connected with
22AWG wire, which is easily accessible in the lab. Smaller heat sinks, 1.5 in. by 1.5
in. by 1 in. in dimension, were used for the MOSFETs in the Class-A gain stage and
in the Class-D PWM drivers, and all the 8ETH03 diodes were equipped with TO-220
clip-on heat sinks.
Referring back to the discussion of power efficiency in Section 1.1.1, the AC power
efficiency of this amplifier is 100% because the rails are exactly the same AC signal as
the output. However, there is a DC offset between these signals, which is the cause
of power dissipation and reduced efficiency. In the ideal case that the MOSFETs
did not require a drain-to-source voltage to operate in the saturation region, this
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amplifier would be 100% efficient. However, this is obviously not the case, and, since
the high-voltage circuits are powered by ±50V, while the output stage effectively sees
±10V, the power efficiency of the amplifier designed in this system is the ratio of
these voltages subtracted from one, or 80%. Once implemented, this value becomes
closer to 70% due to all the reasons that have been previously mentioned, such as
dissipation in the Class-A voltage gain stage and in the PWM-driver stages, H-bridge
device switching losses, and resistive losses in the low-pass filter inductors.
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Chapter 6
Power Supplies
This system has two power supplies: a t50V unregulated supply and a ±15V regu-
lated supply. At 50V, it is not necessary to regulate the supply voltage because very
large capacitors eliminate ripple quite well when compared to the DC voltage. At
15V, the ripple is more noticeable when compared to the DC voltage, so it is beneficial
to regulate the power supply voltage.
6.1 +50V Unregulated Power Supply
The Class-A amplifier gain stage is powered with ±50V, as well as the H-bridge
and the PWM-driver circuitry of the Class-D amplifier. Because the signal from
the Class-D amplifier tracks the signal at the output stage of the Class-A amplifier,
circuits producing all these signals must have the same supply voltages.
Figure 6.1 shows the circuit diagram of the +50V unregulated power supply. It
includes a 3 5 VRMS (or about 1OOVpp) center-tapped transformer to produce positive
and negative DC voltages. The AC signal from the transformer passes through a
dual full-wave rectifier, implemented using a diode bridge, and then gets filtered
by capacitors C1 through C4 to convert the signal into a DC voltage with as little
ripple as possible. In order to achieve low ripple, 24,000F capacitors are used.
Capacitors C5 through Cs filter out the high-frequency components of the rectified
signals to avoid RF emissions, and have a value of O.1pF. Fuses are placed on the
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+50V and -50V lines to protect the circuits to which the power supply is connected
from large current spikes that might occur if components are connected incorrectly
or they fail. The connection between capacitors C1 through C4 ties to the center tap
of the transformer to reference the ground potential. Switch S1 is closed when the
voltage source is turned off to discharge the large capacitors through resistor R 1.
Si ,
3 5 VCTRMs 200
C C+50V
120V C' 24,000 F C2
60Hz O 0V
C C' 24,000ptF C4
FTs -- 50V
Figure 6.1: Circuit Diagram of ±50V Unregulated Power Supply
6.2 ±15V Regulated Power Supply
The ±15V regulated supply powers all the ICs and the biasing networks. Figure 6.2
shows the circuit diagram of the ±15V regulated power supply. It includes a 14 VRMS
(or about 40Vpp) center-tapped transformer to produce positive and negative DC
voltages. The AC signal from the transformer passes through a dual full-wave rec-
tifier, where capacitors C1 through C4 filter out the high-frequency components of
the rectified signals to avoid RF emissions, and have a value of 0.lpF. The rectified
signals are then filtered by capacitors C5 and 06 to convert the signal into a DC
voltage with some ripple. This voltage is then regulated by the rest of the circuitry
to minimize the ripple on the DC voltage supplies. The connection separating the
two half-circuits ties to the center tap of the transformer to reference the ground
potential.
The regulation circuitry for the positive supply consists of opamp U and BJT
Qi, which reduce the ripple to practically nothing and provide a current output. The
positive input of the opamp is referenced to a constant voltage of 15V using zener
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Figure 6.2: Circuit Diagram of ±15V Regulated Power Supply
diode Z1. Resistor R1 limits the current flowing through the diode. The opamp is
then connected in a non-inverting amplifier configuration to allow for fine-tuning of
the output voltage with potentiometer P1. One plus the ratio of potentiometer P1 to
resistor R 3 determines the gain of the amplifier. The transistor amplifies the current
out of the opamp and into the circuit to which the power supply is connected by
a factor of the 13F of the transistor. If more current were needed, two transistors
could be connected in the Darlington configuration to get a factor of /F 2 of current
amplification, but this modification is not necessary in this system. Capacitors C7 and
C8 further reduce ripple on the DC voltages, while diode D1 provides reverse-polarity
protection [6]. Capacitors like C7 and C8 appear spread throughout the individual
sections of the amplifier to locally eliminate any ripple that the supply voltages might
pick up when traveling through wires. Additionally, 0.1pF capacitors are placed near
the ICs connected between the supplies and ground to ensure they receive as clean a
DC voltage as possible. The circuitry for the negative supply is the complement of
that for the positive supply, using a PNP transistor instead of NPN.
The opamps used for implementing this power supply are LM741, while the bipolar
transistors are D44H11 for the NPN device and D45H11 for the PNP device. The
opamp can output a maximum of 25mA of current, while the transistors have a OF Of
about 50; therefore, the power supply can provide up to 1.25A of current before the
devices fail. 1N965 diodes were chosen for the zeners, while 1N4001 diodes, for the
rectifier and the reverse-polarity protection diodes. These latter devices do not need
to be fast and they are cheap, so they do the job.
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Chapter 7
Conclusion
A design was described for an audio power amplifier that possesses the linear in-
put/output relationship of a Class-A amplifier, but with much higher power efficiency
than a typical Class-A amplifier, and can deliver up to 100W of power to an 8Q load,
such as a speaker. This behavior is achieved by having a Class-A amplifier whose
output stage supply voltages are the same signal as the output signal, but with some
DC voltage bias to keep the output stage devices in the saturation region. Therefore,
these transistors always see a constant voltage across them, which is the main source
of power dissipation. Offsets of 1OV were chosen for this design, which yield a power
efficiency of 80% (actually, around 70% in practice) for the amplifier because the sig-
nals come from circuits with ±50V supplies. A higher efficiency can be achieved by
reducing the bias voltage values as long as the output stage devices are kept in the
saturation region.
The main Class-A amplifier consists of a folded-cascode amplifier with a push-pull
output stage with negative feedback taken from the output. The voltage gain stage
of this amplifier is powered by ±50V supplies, while the push-pull, by the signals
coming from two Class-D amplifiers. The gain stage has a maximum gain of 28,
an inverting gain, and produces two signals that can swing 80Vpp and are offset at
±4.7V to bias the output stage into Class-A operation, which means the devices are
always conducting current.
The Class-D amplifiers that generate the supply voltage signals for the output
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stage of the Class-A amplifier amplify the input audio signal with the same gain
as the Class-A amplifier, where one Class-D amplifier has a +1OV DC offset and
the other, a -1OV DC offset at the output. These amplifiers generate a Pulse Width
Modulated signal from the input that drives the output devices to behave as switches.
Because these devices behave as practical short circuits when turned on, there are
no power losses in the output stage, which means that the amplifier can achieve a
theoretical power efficiency of 100%. However, some power is dissipated in this circuit
due to the non-idealities of the devices, so the actual efficiency is around 90%, which
is the main reason why the entire amplifier achieves an efficiency of less than 80%.
A lossless low-pass filter, implemented with inductors and capacitors, averages the
amplified PWM signal to restore the audio signal, now amplified, which then gets fed
to the drains of the MOSFETs in the Class-A output stage.
The system also has an input filter that attenuates signals outside the audio range
of 20Hz to 20kHz, so that the amplifiers do not amplify signals outside this range of
frequencies. This filter has no overall gain and consists of a two-pole active high-pass
filter cascaded with a two-pole active low-pass filter to achieve a bandpass response
that attenuates at a rate of -40dB/dec outside of the passband.
The system could not be fully implemented because of the difficulty of designing
the filters at the output of the Class-D amplifiers. Several different ideas were at-
tempted until one was found to work. However, obtaining correct values for the filter
elements that would provide the desired frequency response then took more time, not
allowing for everything to be implemented in hardware. The design was finally made
to work after using an empirical approach to finding the filter component values, but
only in simulation due to deadline constraints.
7.1 Future Work
A few short cuts were taken when designing this system to save some time and
simplify some of the circuitry. A signal-generating IC was used to create the clock
signal for the Class-D amplifiers, but designing an oscillator is much more challenging.
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A possible circuit to replace the ICL8038 could involve a Schmitt trigger oscillator,
which generates a square wave, connected to an integrator, which generates a triangle
wave from the square wave and whose output is fed back to the Schmitt trigger. Also,
a variac was used to slowly increase the supply voltages of the system during turn
on, which is necessary to avoid strange initial transients, but a circuit can replace the
variac and still perform the same action. Having a resistor that slowly charges up the
power supply capacitors and then shorts out is one suggestion. A relay in parallel
with that resistor or a thermistor are possible solutions for creating a resistor that
only affects the circuit initally.
Some other ideas of alternate implementations could also be attempted to compare
to the circuits used in this system. For example, a PWM driver could be designed to
produce signals for an H-bridge with two N-channel MOSFETs instead of having one
NMOS device and one PMOS device as the H-bridge. A more complicated feedback
network could be designed for the Class-D amplifiers to take the signal after the output
filters and feed it back to the input, while taking care of the phase shift introduced on
the signal by the filters. Having a faster clock speed could also be tried, but it is not
recommended to go much beyond 300kHz as power efficiency in the Class-D amplifiers
decreases as the clock frequency increases. With this frequency, the Class-D output
filters can be designed to have a corner frequency of 30kHz, which would barely
attenuate 20kHz signals and still reduce the clock frequency by a factor of -80dB.
However, faster chips and devices are recommended for such an implementation or
even for a future incarnation of this system.
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F=AIRCHIL.D
SE MICONDUCTOR*
IRF610
3.3A, 200V 1.500 Ohm, N-Channel Power
MOSFET
This N-Channel enhancement mode silicon gate power field
effect transistor is an advanced power MOSFET designed,
tested, and guaranteed to withstand a specified level of
energy in the breakdown avalanche mode of operation. All of
these power MOSFETs are designed for applications such
as switching regulators, switching convertors, motor drivers,
relay drivers, and drivers for high power bipolar switching
transistors requiring high speed and low gate drive power.
These types can be operated directly from integrated
circuits.
Formerly developmental type TA1 7442.
Ordering Information
PART NUMBER PACKAGE BRAND
IRF610 TO-220AB IRF610
NOTE: When ordering, use the entire part number.
Features
" 3.3A, 200V
e rDS(ON) = 1. 5 000
* Single Pulse Avalanche Energy Rated
" SOA is Power Dissipation Limited
" Nanosecond Switching Speeds
* Linear Transfer Characteristics
- High Input Impedance
* Related Literature
- TB334 "Guidelines for Soldering Surface Mount
Components to PC Boards"
Symbol
D
G4+
S
Packaging
JEDEC TO-220AB
SOURCE
DRAIN
GATE
DRAIN (FLANGE)
©2002 Faimhild Semiconductor corporation 
IRF61O Rev. BIRF610 Rev. B@ 2 airc il  e iconductor Corporation
IRF610
Absolute Maximum Ratings TC = 250C, Unless Otherwise Specified
IRF610 UNITS
Drain to Source Voltage (Note 1) ............................................ VDS 200 V
Drain to Gate Voltage (RGS = 20kQ) (Note 1) .................................. VDGR 200 V
Continuous Drain Current ..................................................... ID 3.3 A
TC = 100 0C .............................................................. 'D 2.1 A
Pulsed Drain Current (Note 2) ............................................... IDM 8 A
Gate to Source Voltage ..................................................... VGS ±20 V
Maximum Power Dissipation ................................................ PD 43 W
Linear Derating Factor .......................................................... 0.34 W/0C
Single Pulse Avalanche Energy Rating (Note 4) ................................. EAS 46 mJ
Operating and Storage Temperature ...................................... Tj, TSTG -55 to 150 oC
Maximum Temperature for Soldering
Leads at 0.063in (1.6mm) from Case for 1Os ..................................... TL 300 oC
Package Body for 1 Os, See Techbrief 334 .................................... Tpkg 260 oc
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. Tj=250Cto1250C.
Electrical Specifications TC = 25 0C, Unless Otherwise Specified
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Drain to Source Breakdown Voltage BVDSS VGS = OV, ID = 250pA (Figure 10) 200 - - V
Gate Threshold Voltage VGS(TH) VDS = VGS, ID = 250gA 2 - 4 V
Zero Gate Voltage Drain Current IDSS VDS = Max Rating, VGS = OV - - 25 gA
VDS = Max Rating x 0.8, VGS = OV, Tj = 125 0C - - 250 gA
On-State Drain Current (Note 2) ID(ON) VDS > ID(ON) x rDS(ON)MAX, VGS = 1OV (Figure 7) 3.3 - - A
Gate to Source Leakage Current IGSS VGS = i20V - - ±100 nA
Drain to Source On Resistance (Note 2) rDS(ON) VGS = 1 OV, ID = 1.6A (Figures 8, 9) - 1.0 1.5 0
Forward Transconductance (Note 2) gfs VDS > 50V, ID = 1.6A (Figure 12) 0.8 1.3 - S
Turn-On Delay Time td(ON) VDD = 1 OOV, ID ~ 3.3A, RG = 242, RL = 300 - 8 12 ns
Rise Time tr MOSFET Switching Times are - 17 26 ns
Essentially Independent of OperatingTurn-Off Delay Time td(OFF) Temperature - 13 21 ns
Fall Time tf - 9 13 ns
Total Gate Charge Qg(TOT) VGS = 1OV, ID = 3.3A, VDS = 0.8 x Rated BVDSS, - 5.3 8.2 nC
(Gate to Source + Gate to Drain) lg(REF) = 1.5mA (Figure 14) Gate Charge is
Gate to Source Charge Qgs Essentially Independent of Operating - 1.2 - nC
______________________________ gs Temperature
Gate to Drain "Miller" Charge Qgd - 3.0 - nC
Input Capacitance CISS VGS = OV, VDS = 25V, f = 1MHz - 135 - pF
Output Capacitance Coss (Figure 11) - 60 - pF
Reverse Transfer Capacitance CRSS - 16 - pF
Internal Drain Inductance LD Measured From the Modified MOSFET - 3.5 - nH
Contact Screw on Tab to Symbol Showing the
Center of Die Internal Device
Measured From the Drain Inductances D - 4.5 - nH
Lead, 6mm (0.25in) From
Package to Center of Die L
Internal Source Inductance LS Measured From the Source - 7.5 - nH
Lead, 6mm (0.25in) from G
Header to Source Bonding LS
Pad
S
Thermal Resistance Junction to Case RojC - - 2.9 0C/W
Thermal Resistance Junction to Ambient ROJA Free Air Operation - - 80 0C/W
@2002 Fairchild Semiconductor Corporation IRF610 Rev. B
IRF610
Source to Drain Diode Specifications
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Continuous Source to Drain Current ISD Modified MOSFET Symbol D - - 3.3 A
Pulse Source to Drain Current ISDM Showing the Integral - - 8 A
(Note 3) Reverse P-N Junction
Rectifier
G 0
6S
Source to Drain Diode Voltage (Note 2) VSD Tj = 25 0C, ISD = 3.3A, VGS = OV (Figure 13) - - 2.0 V
Reverse Recovery Time trr TJ = 25 0C, ISD = 3.3A, dlSD/dt = 1OOA/gs 75 160 310 ns
Reverse Recovery Charge QRR Tj = 25 0C, ISD = 3.3A, dlSD/dt = 1 00A/ls 0.33 0.9 1.4 pC
NOTES:
2. Pulse test: pulse width 300ps, duty cycle 2%.
3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. VDD = 5OV, starting TJ = 25 0C, L = 6.4mH, RG = 25Q, peak IAS = 3.3A.
Typical Performance Curves Unless Otherwise Specified
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Typical Performance Curves Unless Otherwise Specified (Continued)
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Test Circuits and Waveforms
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FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT
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FIGURE 16. UNCLAMPED ENERGY WAVEFORMS
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FIGURE 17. SWITCHING TIME TEST CIRCUIT
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FIGURE 19. GATE CHARGE TEST CIRCUIT
FIGURE 18. RESISTIVE SWITCHING WAVEFORMS
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TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor
not intended to be an exhaustive list of all such trademarks.
owns or is authorized to use and is
ACEx TM
BottomlessTM
CoolFET TM
CROSSVOLT TM
DenseTrenchTM
DOME TM
EcoSPARK TM
E2CMOS TM
EnSigna TM
FACT TM
FACT Quiet Series TM
FAST ®
FASTr TM
FRFET TM
GlobalOptoisolator T M
GTOTM
HiSeCTM
ISOPLANART M
LittleFET TM
MicroFET TM
MicroPak TM
MICROWIRE T M
OPTOLOGIC TM
OPTOPLANAR TM
PACMAN TM
POPTM
Power247 TM
PowerTrench ®
QFET TM
QS TM
QT OptoelectroniCs TM
Quiet Series TM
SILENT SWITCHER®
SMART START TM
STAR*POWER TM
Stealth TM
SuperSOT TM-3
SuperSOT TM-6
SuperSOT TM-8
SyncFET TM
TinyLogiCTM
TruTranslation TM
UHC TM
UltraFET®
STAR*POWER is used under license
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER
NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY FUNCTION OR DESIGN. FAIRCHILD
DOES NOT ASSUME ANY LIABILITYARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT
OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEYANY LICENSE UNDER ITS PATENT
RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant into support device or system whose failure to perform can
the body, or (b) support or sustain life, or (c) whose be reasonably expected to cause the failure of the life
failure to perform when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can be effectiveness.
reasonably expected to result in significant injury to the
user.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification Product Status Definition
Advance Information Formative or This datasheet contains the design specifications for
In Design product development. Specifications may change in
any manner without notice.
Preliminary First Production This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
No Identification Needed Full Production This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
Obsolete Not In Production This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
Rev. H4
VCX TM
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HEXFETO Power MOSFET
Dynamic dv/dt Rating
P-Channel
Fast Switching
Ease of Paralleling
Simple Drive Requirements
D
VDSS = -200V
G RDS(on) = 3.O
s ID = .8 A
Description
The HEXFET technology is the key to Intemational Rectifier's advanced line
of power MOSFET transistors. The efficient geometry and unique processing
of the HEXFET design achieve very low on-state resistance combined with
high transconductance and extreme device ruggedness.
The TO-220 package is universally preferred for all commercial-industrial
applications at power dissipation levels to approximately 50 watts. The low
thermal resistance and low package cost of the TO-220 contribute to its wide
acceptance throughout the industry.
Absolute Maximum Ratings
Parameter Max. Units
ID @ Tc = 250C Continuous Drain Current, VGs @ -10 V -1.8
ID @ Tc = 100*C Continuous Drain Current, VOs 0 -10 V -1.0 A
IDM Pulsed Drain Current (D -7.0
PD 0 Tc = 25*C Power Dissipation 20 W
Linear Derating Factor 0.16 W/*C
VGs Gate-to-Source Voltage ±20 V
liA inductive Current, Clamp -7.0 A
dv/dt Peak Diode Recovery dv/dt ® -5.0 V/ns
Tj Operating Junction and -55 to +150
TSTG Storage Temperature Range *C
Soldering Temperature, for 10 seconds 300 (1.6mm from case)
Mounting Torque, 6-32 or M3 screw 10 lbf.in (1.1 N.m)
Thermal Resistance
Parameter Min. Typ. Max. Units
Raic Junction-to-Case - 6.4
Recs Case-to-Sink, Flat, Greased Surface - 0.50 - *C
RaJA Junction-to-Ambient -- - 62
I
347
0
0
TO-220AB
IRF9610 IOR
Electrical Characteristics -T-r= 250C (unless otherwise specified)
Parameter Min. Typ. Max. Units Test Conditions
VlaERoss Drain-to-Source Breakdown Voltage -200 - - V VGS=OV, [D=-2504A
AV(BR)oss/ATj Breakdown Voltage Temp. Coefficient - -0.23 - V/*C Reference to 25*C, ID=-1 mA
Ros(on) Static Drain-to-Source On-Resistance - - 3.0 n VGs=-10V, lo=-0.90A 0
VGS(t) Gate Threshold Voltage -2.0 - -4.0 V VDS=VGS, ID=-250pA
gts Forward Transconductance 0.90 - - S VDS=-50V; Io=-0.90A (
loss Drain-to-Source Leakage Current - -10 A VDS=-200V, VGS=OV
- - -500 Vos=-160V, VGS=OV, Ti=125*C
IGss Gate-to-Source Forward Leakage - - -100 nA VGs=-20VGate-to-Source Reverse Leakage - - 100 VGs=20V
QO Total Gate Charge - - 11 lo=-3.5A
ag. Gate-to-Source Charge - - 7.0 nC VDS=-160V
Qgd Gate-to-Drain ('Miller") Charge - - 4.0 VGS=-10V See Fig. 11 & 18 (
t_on) Turn-On Delay Time - 8.0 - Voo=-lOOV
tr Rise Time - 15 - ns lo=-0.90A
td(on) Turn-Off Delay Time - 10 - RG=50Q
tr Fall Time - 8.0 - Ro=1100 See Figure 17 (
Between lead,Lo Internal Drain Inductance - 4.5 6 mm (0.25in.)
nH from package )
Ls Internal Source Inductance - 7.5 and center ofdie contact
Ciss Input Capacitance - 170 - V3s=0V
COSS Output Capacitance - 50 - pF Vs=-25V
Cr3 Reverse Transfer Capacitance - 15 - f=1.OMHz See Figure 10
Source-Drain Ratings and Characteristics
Parameter Min. Typ. Max. Units Test Conditions
Is Continuous Source Current MOSFET symbol 0(Body Diode) - 8 A showing the
Ism Pulsed Source Current - -7.0 integral reverse
(Body Diode) 0 p-n junction diode. s
VS_ Diode Forward Voltage - - -5.8 V T=250C, Is=-1.8A, VGS=o0V 0
tr I Reverse Recovery Time - 240 360 ns Tj=250C, Ip=-1.8A
Reverse Recovery Charge - 1.7 2.6 jtC di/dt=100A/ps D
ton Forward Tum-On Time Intrinsic tum-on time is negegible (tum-on is dominated by Ls+Lo)
Notes:
( Repetitive rating; pulse width limited by 0 IsD5-1.8A, di/dt 70A/ps, VDD V(BR)DSS,
max. junction temperature (See Figure 5) Tjs150*C
( Not Applicable 0 Pulse width s 300 ps; duty cycle 52%.
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Fig. 1 - Typical Output Characteristics
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Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit - See page 1506
Appendix B: Package Outline Mechanical Drawing - See page 1509
Appendix C: Part Marking Information - See page 1516 Inter
Appendix E: Optional Leadforms - See page 1525
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SEMICONDUCTOR*
IRFP240
20A, 200V 0.180 Ohm, N-Channel Power
MOSFET
This N-Channel enhancement mode silicon gate power field
effect transistor is an advanced power MOSFET designed,
tested, and guaranteed to withstand a specified level of
energy in the breakdown avalanche mode of operation. All of
these power MOSFETs are designed for applications such
as switching regulators, switching convertors, motor drivers,
relay drivers, and drivers for high power bipolar switching
transistors requiring high speed and low gate drive power.
These types can be operated directly from integrated
circuits.
Formerly developmental type TA17422.
Ordering Information
PART NUMBER PACKAGE BRAND
IRFP240 TO-247 IRFP240
NOTE: When ordering, include the entire part number.
Features
" 20A, 200V
* rDS(ON) = O.1800
* Single Pulse Avalanche Energy Rated
* SOA is Power Dissipation Limited
* Nanosecond Switching Speeds
* Linear Transfer Characteristics
* High Input Impedance
* Related Literature
- TB334 "Guidelines for Soldering Surface Mount
Components to PC Boards"
Symbol
D
S
Packaging
JEDEC STYLE TO-247
SOURCE
DRAIN
GATE
DRAIN(FLANGE)
@2002 Fairchild Semiconductor Corporation
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Absolute Maximum Ratings TC = 250C, Unless Otherwise Specified
Drain to Source Voltage (Note 1) ....................................................... VDS
Drain to Gate Voltage (RGS = 20k ) (Note 1) .......................................... VDGR
Continuous Drain Current ............................................................. ID
T C = 10 0 0 C .......... ..... ....... ............... ... .......................... ......
Pulsed Drain Current (Note 3) ......................................................... IDM
Gate to Source Voltage .............................................................. VGS
Maximum Power Dissipation ........................................................... PD
Linear Derating Factor.............................................................
Single Pulse Avalanche Energy Rating (Note 4) ......................................... EAS
Operating and Storage Temperature .............................................. Tj, TSTG
Maximum Temperature for Soldering
Leads at 0.063in (1.6mm) from Case for 10s ............................................ TL
Package Body for 1Os, See Techbrief 334 ............................................ Tpkg
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. Tj = 250C to 1250C.
IRFP240
200
200
20
12
80
±20
150
1.2
510
-55 to 150
UNITS
V
V
A
A
A
V
W
W/0C
mJ
0C
300 0C
260 0C
stress only rating and operation of the
Electrical Specifications TC = 25 0C, Unless Otherwise Specified
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Drain to Source Breakdown Voltage BVDSS VGS = OV, ID = 250gA (Figure 10) 200 - - V
Gate to Threshold Voltage VGS(TH) VGS = VDS, ID = 250gA 2.0 - 4.0 V
Zero-Gate Voltage Drain Current IDSS VDS = Rated BVDSS, VGS = OV - - 25 A
VDS = 0.8 x Rated BVDSS, VGS = OV, TJ = 1250C - - 250 pA
On-State Drain Current (Note 2) ID(ON) VDS > ID(ON) x rDS(ON)MAX, VGS = 1 1V (Figure 7) 20 - - A
Gate to Source Leakage IGSS VGS = i20V - - ±100 nA
Drain to Source On Resistance (Note 2) rDS(ON) VGS = 10V, I D = 1A (Figures 8, 9) - 0.14 0.18 Q
Forward Transconductance (Note 2) gfs VDS 1 OV, ID = 11 A 6.7 11 - S
Turn-On Delay Time td(ON) VDD= 100V, ID ~ 18A, RGS = 9.1K, VGS = 1OV, - 14 21 ns
Rise Time tr RL = 5.40 - 51 77 ns
MOSFET Switching Times are Essentially
Turn-Off Delay Time td(OFF) Independent of Operating Temperature - 45 68 ns
Fall Time tI - 36 54 ns
Total Gate Charge Qg(TOT) VGS = 1 OV, ID = 18A, VDS = 0.8 x Rated BVDSS, - 43 60 nC
(Gate to Source + Gate to Drain) IG(REF) = 1.5mA (Figure 14)
Gate to Source Charge Q s Gate Charge is Essentially Independent of - 10 - nC
Gate to Drain "Miller" Charge Qgd - 32 - nC
Input Capacitance CISS VGS = OV, VDS = 25V, f = 1.0MHz (Figure 11) - 1275 - pF
Output Capacitance Coss - 500 - pF
Reverse Transfer Capacitance CRSS - 160 - pF
Internal Drain Inductance LD Measured between the Modified MOSFET - 5.0 - nH
Contact Screw on Symbol Showing the
Header that is Closer to Internal Devices
Source and Gate Pins Inductances
and Center of Die D
Internal Source Inductance LS Measured from the LD- 12.5 - nH
Source Lead, 6mm
(0.25in) from Header to G
LS
Source Bonding Pad 
+
Junction to Case R0jC - - 0.83 0C/W
Junction to Ambient ROJA Free Air Operation - - 30 0C/W
@2002 Fairchild Semiconductor corporation IRFP240 Rev. B
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Source to Drain Diode Specifications
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Continuous Source to Drain Current ISD Modified MOSFET D - - 20 A
Pulse Source to Drain Current (Note 3) ISDM Symbol Showing the 80 AIntegral Reverse P-N
Junction Diode #
S
Source to Drain Diode Voltage (Note 2) VSD Tj = 25 0C, ISD = 18A, VGS = OV (Figure 13) - - 2.0 V
Reverse Recovery Time trr Tj = 25 0C, ISD = 18A, dISD/dt = 1 00A/ps 120 250 530 ns
Reverse Recovered Charge QRR Tj = 25 0C, ISD = 18A, dISD/dt = 100A/pls 1.3 2.6 5.6 pC
NOTES:
2. Pulse test: pulse width 300ps, duty cycle 2%.
3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. VDD = 50V, starting Tj = 25 0C, L = 1.9mH, RGS = 50Q, peak IAS = 20A.
Typical Performance Curves Unless Otherwise Specified
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FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE
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Typical Performance Curves Unless Otherwise Specified (Continued)
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Typical Performance Curves Unless Otherwise Specified (Continued)
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FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN
VOLTAGE vs JUNCTION TEMPERATURE
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Test Circuits and Waveforms
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FIGURE 15. UNCLAMPED ENERGYTEST CIRCUIT
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FIGURE 16. UNCLAMPED ENERGY WAVEFORMS
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FIGURE 17. SWITCHING TIME TEST CIRCUIT
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DISCLAIMER
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LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant into support device or system whose failure to perform can
the body, or (b) support or sustain life, or (c) whose be reasonably expected to cause the failure of the life
failure to perform when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can be effectiveness.
reasonably expected to result in significant injury to the
user.
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Datasheet Identification Product Status Definition
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Preliminary First Production This datasheet contains preliminary data, and
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changes at any time without notice in order to improve
design.
No Identification Needed Full Production This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
Obsolete Not In Production This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
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IRFP9240
12A, 200V, 0.500 Ohm, P-Channel Power
MOSFET
This P-Channel enhancement mode silicon gate power field
effect transistor is an advanced power MOSFET designed,
tested, and guaranteed to withstand a specified level of
energy in the breakdown avalanche mode of operation. All of
these power MOSFETs are designed for applications such
as switching regulators, switching convertors, motor drivers,
relay drivers, and drivers for high power bipolar switching
transistors requiring high speed and low gate drive power.
These types can be operated directly from integrated
circuits.
Formerly developmental type TA1 7522.
Ordering Information
PART NUMBER PACKAGE BRAND
IRFP9240 TO-247 IRFP9240
NOTE: When ordering, use the entire part number.
Features
" 12A, 200V
* rDS(ON) = 0.5000
" Single Pulse Avalanche Energy Rated
e SOA is Power Dissipation Limited
* Nanosecond Switching Speeds
* Linear Transfer Characteristics
" High Input Impedance
Symbol
G
Packaging
JEDEC STYLE TO-247
SOURCE
DRAIN
GATE
DRAIN
(TAB)
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IRFP9240
Absolute Maximum Ratings TC = 250C, Unless Otherwise Specified
IRFP9240 UNITS
Drain to Source Breakdown Voltage (Note 1)...............................................VDS -200 V
Drain to Gate Voltage (RGS = 20kQ) (Note 1).............................................VDGR -200 V
Continuous Drain Current ................................................................ lD -12 A
T C = 125 0C ......................................................................... ID -7 .5 A
Pulsed Drain Current (Note 3)...........................................................'DM -48 A
Gate to Source Voltage ................................................................ VGS ±20 V
Maximum Power Dissipation ............................................................. PD 150 W
Linear Derating Factor.................................................................... 1.2 W /A C
Single Pulse Avalanche Energy Rating (Note 4)...............................................EAS 790 mJ
Operating and Storage Temperature..................................................Tj, TSTG -55 to 150 0C
Maximum Temperature for Soldering
Leads at 0.063in (1.6mm) from Case for 10s .............................................. TL 300 OC
Package Body for 1Os, See Techbrief 334 ............................................. Tpkg 260 OC
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. Tj = 250 C to 1250 C.
Electrical Specifications TC = 250C, Unless Otherwise Specified
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Drain to Source Breakdown Voltage BVDSS ID = -250pA, VGS = OV (Figure 10) -200 - - V
Gate Threshold Voltage VGS(TH) VGS = VDS, ID = -250pA -2.0 - -4.0 V
Zero Gate Voltage Drain Current IDSS VDS = Rated BVDSS, VGS = OV - - 25 [tA
VDS = 0.8 x Rated BVDSS, VGS = OV, Tj = 1250C - - 250 paA
On-State Drain Current (Note 2) ID(ON) VDS > ID(ON) x rDS(ON)MAX, VGS = -1OV -12 - - A
Gate to Source Leakage Current IGSS VGS = ±20V - - ±100 nA
Drain to Source On Resistance (Note 2) rDS(ON) ID = -6.3A, VGS = -1 OV (Figures 8, 9) - 0.380 0.500 Q
Forward Transconductance (Note 2) gfs VDS! -50V, ID = -6.3A (Figure 12) 3.8 5.7 - S
Turn-On Delay Time td(ON) VDD = -100 V, ID -12A, RG = 9.1K, - 18 22 ns
Rise Time tr VGS = -1 OV, RL = 7.6Q, (Figures 17, 18) - 45 68 ns
MOSFET Switching Times are Essentially Indepen-
Turn-Off Delay Time td(OFF) dent of Operating Temperature - 75 90 ns
Fall Time ti - 29 44 ns
Total Gate Charge Qg(TOT) VGS = -1OV, ID = -12A, VDS = 0.8 x Rated BVDSS - 38 57 nC
(Gate to Source + Gate to Drain) lg(REF) = -1.5mA (Figures 14, 19, 20)
Gate to Source Charge ags Gate Charge is Essentially Independent of Operat- - 8 - nC
_____________________________ 
0gs ing Temperature
Gate to Drain "Miller" Charge Qgd - 21 - nC
Input Capacitance CISS VDS = -25V, VGS = OV, f = 1MHz - 1400 - pF
Output Capacitance Coss (Fgure 11) - 350 - pF
Reverse Transfer Capacitance CRSS - 140 - pF
Internal Drain Inductance LD Measured From the Con- Modified MOSFET - 5.0 - nH
tact Screw on Header Symbol Showing the
Closer to Source and Gate Internal Devices
Pins to Center of Die Inductances
Internal Source Inductance LS Measured From the D - 12.5 - nH
Source Pin, 6mm (0.25in) LD
From Header to Source
Bonding Pad G
LS
S
Thermal Resistance Junction to Case RojC - - 0.83 OC/W
Thermal Resistance Junction to Ambient ROJA Free Air Operation - - 30 0 C/W
@2002 Fairchild Semiconductor Corporation IRFP9240 Rev. B
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Source to Drain Diode Specifications
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Continuous Source to Drain Current ISD Modified MOSFET Symbol - - -12 A
Pulse Source to Drain Current ISDM Showing the Integral Re- D - - -48 A
(Note 3) verse P-N Junction Rectifier
G
S
Source to Drain Diode Voltage (Note 2) VSD Tj = 250C, ISD = -12A, VGS = OV, (Figure 13) - - -1.5 V
Reverse Recovery Time trr Tj = 250C, ISD = -11 A, dISD/dt = 100A/las - 210 - ns
Reverse Recovery Charge QRR Tj = 250 C, ISD = -11 A, dlSD/dt = 1OOA/ps - 2.0 - pC
NOTES:
2. Pulse test: pulse width 300ps, duty cycle 2%.
3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. VDD = 50V, starting Tj = 25 0 C, L = 8.2mH, RG = 50 2, peak IAS = 12A (Figures 15, 16).
Typical Performance Curves Unless Otherwise Specified
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Typical Performance Curves Unless Otherwise Specified (Continued)
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FIGURE 5. OUTPUT CHARACTERISTICS
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FIGURE 6. SATURATION CHARACTERISTICS
5 1 , ,
PULSE DURATION = 80ps
DUTY CYCLE = 0.5% MAX
4
3
VGS =-10V
1 - -20V
' -- - -VGS =-20V
0 -10 -20 -30
ID, DRAIN CURRENT (A)
-1u- U PULSE DURATION = 80ps
DUTY CYCLE = 0.5% MAX
VDS -50V
I I I I
z
cc
0
z
Ca
-10
-1.0
-0.1 L
0
3.0
LU0
C 2.4
0
00R- Z 1.8
LU
m 1.2
S 0.6
0
z
0
-40 -50
NOTE: Heating effect of 2Rs pulse is minimal.
FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE
VOLTAGE AND DRAIN CURRENT
I /I I I
-2 -4 -6 -8 -1
VGS, GATE TO SOURCE VOLTAGE (V)
FIGURE 7. TRANSFER CHARACTERISTICS
PULSE DURATION = 80ps
DUTY CYCLE = 0.5% MAX
VGS = -1 V, ID = -6.3A
-- p -- ----0 - ----0-
0
-40 0 40 80 120 160
Tj, JUNCTION TEMPERATURE (OC)
FIGURE 9. NORMALIZED DRAIN TO SOURCE ON
RESISTANCE vs JUNCTION TEMPERATURE
©2002 Fairchild Semiconductor corporation 
1RFP9240 Rev. B
-
VGS = -1OV PULSE DURATION = 80ps
VGS = -8V DUTY CYCLE = 0.5% MAX
- --- VGS = -7V
VGS = -6V
-- VGS = -5V
VGS = -4V
z
cc
z
R
6
LU
0-
0Oz
cU)
Fw
SO0
11h *T,.,L
i 1 :t
Tj 1500C Tj 250C
I fir
-j
I I
I III
-103
on
1
1
0
0
@2002 Fairchild Se iconductor Corporation IRFP9240 Rev. B
IRFP9240
Typical Performance Curves Unless Otherwise Specified (Continued)
1.25
1.15
C)
o 1.05
z
O 0.95
LU
ca0.85
0.75
LU
I-
3000
2400
1800
1200
600
0-40 0 40 80 120 160
Tj, JUNCTION TEMPERATURE (OC)
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Test Circuits and Waveforms
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FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT
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FIGURE 17. SWITCHING TIME TEST CIRCUIT
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TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor
not intended to be an exhaustive list of all such trademarks.
owns or is authorized to use and is
ACEx TM
BottomlessTM
CoolFET TM
CROSSVOLT TM
DenseTrenchTM
DOME TM
EcoSPARK T M
E2CMOS TM
EnSigna T M
FACT T M
FACT Quiet Series TM
FAST ®
FASTrTM
FRFET TM
GlobalOptoisolator TM
GTOTM
HiSeC TM
ISOPLANART M
LittleFET TM
MicroFET TM
MicroPakTM
MICROWIRE TM
OPTOLOGIC TM
OPTOPLANAR TM
PACMAN TM
POP TM
Power247 TM
PowerTrench
QFET TM
QS TM
QT OptoelectroniCST M
Quiet Series TM
SILENT SWITCHER®
SMART START TM
STAR*POWER TM
Stealth TM
SuperSOT TM-3
SuperSOT TM-6
SuperSOT TM-8
SyncFET T M
TinyLogiCT M
TruTranslationTM
UHC TM
UltraFET*
STAR*POWER is used under license
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER
NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY FUNCTION OR DESIGN. FAIRCHILD
DOES NOT ASSUME ANY LIABILITYARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT
OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT
RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUTTHE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant into support device or system whose failure to perform can
the body, or (b) support or sustain life, or (c) whose be reasonably expected to cause the failure of the life
failure to perform when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can be effectiveness.
reasonably expected to result in significant injury to the
user.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification Product Status Definition
Advance Information Formative or This datasheet contains the design specifications for
In Design product development. Specifications may change in
any manner without notice.
Preliminary First Production This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
No Identification Needed Full Production This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
Obsolete Not In Production This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
Rev. H4
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Precision Waveform Generator/Voltage
Controlled Oscillator
The ICL8038 waveform generator is a monolithic integrated
circuit capable of producing high accuracy sine, square,
triangular, sawtooth and pulse waveforms with a minimum of
external components. The frequency (or repetition rate) can
be selected externally from 0.001Hz to more than 300kHz
using either resistors or capacitors, and frequency
modulation and sweeping can be accomplished with an
external voltage. The ICL8038 is fabricated with advanced
monolithic technology, using Schottky barrier diodes and thin
film resistors, and the output is stable over a wide range of
temperature and supply variations. These devices may be
interfaced with phase locked loop circuitry to reduce
temperature drift to less than 250ppm/OC.
ICL8038
Features
" Low Frequency Drift with Temperature ...... 250ppm/OC
" Low Distortion ............... . % (Sine Wave Output)
" High Linearity ........... 0.1% (Triangle Wave Output)
* Wide Frequency Range ............ 0.001 Hz to 300kHz
" Variable Duty Cycle ..................... 2% to 98%
* High Level Outputs...................... TTL to 28V
- Simultaneous Sine, Square, and Triangle Wave
Outputs
- Easy to Use - Just a Handful of External Components
Required
Ordering Information
PART NUMBER STABILITY TEMP. RANGE (0C) PACKAGE PKG. NO.
ICL8038CCPD 250ppm/OC (Typ) 0 to 70 14 Ld PDIP E14.3
ICL8038CCJD 250ppm/0C (Typ) 0 to 70 14 Ld CERDIP F14.3
ICL8038BCJD 180ppm/0C (Typ) 0 to 70 14 Ld CERDIP F14.3
ICL8038ACJD 120ppm/OC (Typ) 0 to 70 14 Ld CERDIP F14.3
Pinout Functional Diagram
ICL8038
(PDIP, CERDIP) 6 V
TOP VIEW CURRENT 6SOURCE
#1 COMPARATOR
SINE WAVE 1 14 NC
ADJUST
SINE 2 13 NC 21 COMPARATORWAVE OUT
#2
TRIANGLE 3 12 SINE WAVE
OUT ADJUST
DUTY CYCLEr 11 V- OR GND
FREQUENCY
ADJUST 5 TIMING CURRENTI. CAPACITOR SOURCE FLIP-FLOP
V+ 6 SQUARE #2WAVE OUT V-OR GN[
FM BIAS 7 FM SWEEPINPUT
BUFFER BUFFER CONVRTER
91uL3 2
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 1 Intersil and Design is a trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2001, All Rights Reserved
1
ICL8038
Absolute Maximum Ratings
Supply Voltage (V- to V+).............................. 36V
Input Voltage (Any Pin) ............................ V- to V+
Input Current (Pins 4 and 5)........................... 25mA
Output Sink Current (Pins 3 and 9) ..................... 25mA
Operating Conditions
Temperature Range
ICL1 AC IC'L Or ' iB i 80CC %O( t 7+l0rC
Thermal Information
Thermal Resistance (Typical, Note 1) 0JA (OC/W) OJC (0C/W)
CERDIP Package................. . 75 20
PDIP Package ................... . 115 N/A
Maximum Junction Temperature (Ceramic Package) ........ 17500
Maximum Junction Temperature (Plastic Package) ........ 1500C
Maximum Storage Temperature Range........... 650C to 1500C
Maximum Lead Temperature (Soldering 10s) ............ 3000C
2intesili
....... D.... ie Characteristics
Back Side Potential .................................... V-
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. OJA is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications VSUPPLY = ±1 OV or +20V, TA = 250C, RL = 10kQ, Test Circuit Unless Otherwise Specified
ICL8038CC ICL8038BC ICL8038AC
TEST
PARAMETER SYMBOL CONDITIONS MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS
Supply Voltage Operating Range VSUPPLY
V+ Single Supply +10 - +30 +10 - +30 +10 - +30 V
V+, V- Dual Supplies ±5 - ±15 ±5 - ±15 ±5 - ±15 V
Supply Current SUPPLY VSUPPLY = +10V 12 20 - 12 20 - 12 20 mA
(Note 2)
FREQUENCY CHARACTERISTICS (All Waveforms)
Max. Frequency of Oscillation MAX 100 - - 100 - - 100 - - kHz
Sweep Frequency of FM Input fSWEEP - 10 - - 10 - - 10 - kHz
Sweep FM Range (Note 3) - 35:1 - - 35:1 - - 35:1 -
FM Linearity 10:1 Ratio - 0.5 - - 0.2 - - 0.2 - %
Frequency Drift with Af/AT 00C to 700C - 250 - - 180 - - 120 ppm/C
Temperature (Note 5)
Frequency Drift with Supply Voltage Af/AV Over Supply - 0.05 - - 0.05 - 0.05 - %/V
Voltage Range
OUTPUT CHARACTERISTICS
Square Wave
Leakage Current IOLK V9 = 30V - - 1 - - 1 - - 1 A
Saturation Voltage VSAT ISINK = 2mA - 0.2 0.5 - 0.2 0.4 - 0.2 0.4 V
Rise Time tR RL = 4.7kQ - 180 - - 180 - - 180 - ns
Fall Time tF RL = 4.7kQ - 40 - - 40 - - 40 - ns
Typical Duty Cycle Adjust AD 2 98 2 - 98 2 - 98 %
(Note 6)
Triangle/Sawtooth/Ramp
Amplitude VTRIAN- RTRI= 100kQ 0.30 0.33 - 0.30 0.33 - 0.30 0.33 - XVSUPPLY
GLE
Linearity - 0.1 - - 0.05 - - 0.05 - %
Output Impedance ZOUT IOUT = 5mA - 200 - - 200 - - 200 - Q
ICL8038
Electrical Specifications VSUPPLY = ±1OV or +20V, TA = 250C, RL = 10kQ, Test Circuit Unless Otherwise Specified (Continued)
ICL8038CC ICL8038BC ICL8038AC
TEST
PARAMETER SYMBOL CONDITIONS MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS
Sine Wave
Amplitude VSINE RSINE = 100k-Q 0.2 0.22 - 0.2 0.22 - 0.2 0.22 - XVSUPPLY
THD THD RS = 1MQ - 2.0 5 - 1.5 3 - 1.0 1.5 %
(Note 4)
THD Adjusted THD Use Figure 4 - 1.5 - - 1.0 - - 0.8 - %
NOTES:
2. RA and RB currents not included.
3. VSUppLy = 20V; RA and RB = 1OkQ, f a 10kHz nominal; can be extended 1000 to 1. See Figures 5A and 5B.
4. 82kQ connected between pins 11 and 12, Triangle Duty Cycle set at 50%. (Use RA and RB-)
5. Figure 1, pins 7 and 8 connected, VSUPPLY = ±1OV. See Typical Curves for T.C. vs VSUPPLY.
6. Not tested, typical value for design purposes only.
Test Conditions
PARAMETER RA RB RL C SW 1  MEASURE
Supply Current 10kQ 10kQ 10kQ 3.3nF Closed Current Into Pin 6
Sweep FM Range (Note 7) 10kQ 10kQ 10kQ 3.3nF Open Frequency at Pin 9
Frequency Drift with Temperature 10kQ 10kQ 10ki 3.3nF Closed Frequency at Pin 3
Frequency Drift with Supply Voltage (Note 8) 1Ok.Q 10kQ 10kQ 3.3nF Closed Frequency at Pin 9
Output Amplitude (Note 10)
Sine 10kJQ 10kQ 10kQ 3.3nF Closed Pk-Pk Output at Pin 2
Triangle 10kQ 10kQ 10kQ 3.3nF Closed Pk-Pk Output at Pin 3
Leakage Current (Off) (Note 9) 10kQ 10kQ 3.3nF Closed Current into Pin 9
Saturation Voltage (On) (Note 9) 10k.i 1OkQ 3.3nF Closed Output (Low) at Pin 9
Rise and Fall Times (Note 11) 10kg 10kQ 4.7kQ 3.3nF Closed Waveform at Pin 9
Duty Cycle Adjust (Note 11)
Max 50kQ -1.6kQ 10kQ 3.3nF Closed Waveform at Pin 9
Min -25kQ 50kQ 10kK2 3.3nF Closed Waveform at Pin 9
Triangle Waveform Linearity 10k.i 10kQ 1OkQ 3.3nF Closed Waveform at Pin 3
Total Harmonic Distortion 10k.2 10kQ 10kQ 3.3nF Closed Waveform at Pin 2
NOTES:
7. The hi and lo frequencies can be obtained by connecting pin 8 to pin 7 (fHI) and then connecting pin 8 to pin 6 (fLO). Otherwise apply Sweep
Voltage at pin 8 (2/3 VSUPPLY +2V) ! VSWEEP VSUPPLY where VSUPPLY is the total supply voltage. In Figure 5B, pin 8 should vary between
5.3V and 1OV with respect to ground.
8. 1 V V+ 30V, or ±5V : VSUPPLY ±15V.
9. Oscillation can be halted by forcing pin 10 to +5V or -5V.
10. Output Amplitude is tested under static conditions by forcing pin 10 to 5V then to -5V.
11. Not tested; for design purposes only.
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FIGURE 1. TEST CIRCUIT
Detailed Schematic
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Application Information (See Functional Diagram)
An external capacitor C is charged and discharged by two
current sources. Current source #2 is switched on and off by a
flip-flop, while current source #1 is on continuously. Assuming
that the flip-flop is in a state such that current source #2 is off,
and the capacitor is charged with a current I, the voltage
across the capacitor rises linearly with time. When this voltage
reaches the level of comparator #1 (set at 2/3 of the supply
voltage), the flip-flop is triggered, changes states, and
releases current source #2. This current source normally
carries a current 21, thus the capacitor is discharged with a
net-current I and the voltage across it drops linearly with time.
When it has reached the level of comparator #2 (set at 1/3 of
the supply voltage), the flip-flop is triggered into its original
state and the cycle starts again.
Four waveforms are readily obtainable from this basic
generator circuit. With the current sources set at I and 21
respectively, the charge and discharge times are equal.
Thus a triangle waveform is created across the capacitor
and the flip-flop produces a square wave. Both waveforms
are fed to buffer stages and are available at pins 3 and 9.
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ICL8038
The levels of the current sources can, however, be selected
over a wide range with two external resistors. Therefore, with
the two currents set at values different from I and 21, an
asymmetrical sawtooth appears at Terminal 3 and pulses
with a duty cycle from less than 1% to greater than 99% are
available at Terminal 9.
The sine wave is created by feeding the triangle wave into a
nonlinear network (sine converter). This network provides a
decreasing shunt impedance as the potential of the triangle
moves toward the two extremes.
Waveform Timing
The symmetry of all waveforms can be adjusted with the
external timing resistors. Two possible ways to accomplish
this are shown in Figure 3. Best results are obtained by
keeping the timing resistors RA and RB separate (A). RA
controls the rising portion of the triangle and sine wave and
the 1 state of the square wave.
The magnitude of the triangle waveform is set at 1/3
VSUPpLY; therefore the rising portion of the triangle is,
CxV _ C x 1/ 3 x VSUPPLY x RA _ RA X C
1 = __ ___________ 061 1 0. 2 2 x VSUPPLY 0.66
The falling portion of the triangle and sine wave and the 0
state of the square wave is:
t CXV - C x 1/3VSUPPLY _ RARBc2 1 vSUPPLY vSUPPLY 0.66( 2 RA - RB)
RB - RA
Thus a 50% duty cycle is achieved when RA = RB-
If the duty cycle is to be varied over a small range about 50%
only, the connection shown in Figure 3B is slightly more
convenient. A 1 kQ potentiometer may not allow the duty cycle
to be adjusted through 50% on all devices. If a 50% duty cycle
is required, a 2kQ or 5kQ potentiometer should be used.
With two separate timing resistors, the frequency is given by:
f _ 1__ _ 1
ti + t2 RAC R B
.66( * 2RA R
or, if RA = RB = R
= 0.33 (for Figure 3A)
RC
FIGURE 2A. SQUARE WAVE DUTY CYCLE - 50% FIGURE 2B. SQUARE WAVE DUTY CYCLE - 80%
FIGURE 2. PHASE RELATIONSHIP OF WAVEFORMS
RA RBRLiLL K-
0 -RN
---- aV- OR GND
I
Tc
I
I
1V+
RL
P100K
V- OR GND
FIGURE 3B.
FIGURE 3. POSSIBLE CONNECTIONS FOR THE EXTERNAL TIMING RESISTORS
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ICL8038
Neither time nor frequency are dependent on supply voltage,
even though none of the voltages are regulated inside the
integrated circuit. This is due to the fact that both currents
and thresholds are direct, linear functions of the supply
voltage and thus their effects cancel.
Reducing Distortion
To minimize sine wave distortion the 82kQ resistor between
pins 11 and 12 is best made variable. With this arrangement
distortion of less than 1% is achievable. To reduce this even
further, two potentiometers can be connected as shown in
Figure 4; this configuration allows a typical reduction of sine
wave distortion close to 0.5%.
I
RA RBJ
7 4 5 6 9
8 ICL8038 31
10 11 12 1 2
c I
RL
---- v
-A
100kQ 10kQ
100kQ
1 kQ
V- OR GND
FIGURE 4. CONNECTION TO ACHIEVE MINIMUM SINE WAVE
DISTORTION
Selecting RA, RB and C
For any given output frequency, there is a wide range of RC
combinations that will work, however certain constraints are
placed upon the magnitude of the charging current for
optimum performance. At the low end, currents of less than
1pgA are undesirable because circuit leakages will contribute
significant errors at high temperatures. At higher currents
(I > 5mA), transistor betas and saturation voltages will
contribute increasingly larger errors. Optimum performance
will, therefore, be obtained with charging currents of 1 0gA to
1 mA. If pins 7 and 8 are shorted together, the magnitude of
the charging current due to RA can be calculated from:
R1 x (V+ - V-) 1 _ 0.22(V+ - V-)
(R 1 + R2 ) RA RA
R1 and R2 are shown in the Detailed Schematic.
A similar calculation holds for RB.
The capacitor value should be chosen at the upper end of its
possible range.
Waveform Out Level Control and Power Supplies
The waveform generator can be operated either from a
single power supply (1OV to 30V) or a dual power supply
(±5V to ±1 5V). With a single power supply the average
levels of the triangle and sine wave are at exactly one-half of
the supply voltage, while the square wave alternates
between V+ and ground. A split power supply has the
advantage that all waveforms move symmetrically about
ground.
The square wave output is not committed. A load resistor
can be connected to a different power supply, as long as the
applied voltage remains within the breakdown capability of
the waveform generator (30V). In this way, the square wave
output can be made TTL compatible (load resistor
connected to +5V) while the waveform generator itself is
powered from a much higher voltage.
Frequency Modulation and Sweeping
The frequency of the waveform generator is a direct function
of the DC voltage at Terminal 8 (measured from V+). By
altering this voltage, frequency modulation is performed. For
small deviations (e.g. ±10%) the modulating signal can be
applied directly to pin 8, merely providing DC decoupling
with a capacitor as shown in Figure 5A. An external resistor
between pins 7 and 8 is not necessary, but it can be used to
increase input impedance from about 8k9 (pins 7 and 8
connected together), to about (R + 8kQ).
For larger FM deviations or for frequency sweeping, the
modulating signal is applied between the positive supply
voltage and pin 8 (Figure 5B). In this way the entire bias for
the current sources is created by the modulating signal, and
a very large (e.g. 1000:1) sweep range is created
(f = Minimum at VSWEEP = 0, i.e., Pin 8 = V+). Care must be
taken, however, to regulate the supply voltage; in this
configuration the charge current is no longer a function of the
supply voltage (yet the trigger thresholds still are) and thus
the frequency becomes dependent on the supply voltage.
The potential on Pin 8 may be swept down from V+ by (1/3
VSUPPLY - 2V).
t RA
FR
T
FM
I.C
T
RRB
I
RLInI
t81K
v- OR GND
FIGURE 5A. CONNECTIONS FOR FREQUENCY MODULATION
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FIGURE 5B. CONNECTIONS FOR FREQUENCY SWEEP
FIGURE 5.
Typical Applications
The sine wave output has a relatively high output impedance
(1 kQ Typ). The circuit of Figure 6 provides buffering, gain
and amplitude adjustment. A simple op amp follower could
also be used.
RA tRB
L
CT
I
I
- V
AMPLITUDE
+
100K 741
20K
4.7K
- V-
FIGURE 6. SINE WAVE OUTPUT BUFFER AMPLIFIERS
With a dual supply voltage the external capacitor on Pin 10 can
be shorted to ground to halt the ICL8038 oscillation. Figure 7
shows a FET switch, diode ANDed with an input strobe signal
to allow the output to always start on the same slope.
1
15K
N914 ]
4 5 6 9
8 ICL8038 3
10 11 12 2
1 OK
FREQ.
20K
1N457
DUTY CYCLE
0.1ptF 1K
4.7K 4.7K
I 5 4 6
=15M T0.0047pF1
4
4
+10V
15K
-- 0
----
DISTORTION
100OK
FIGURE 8. VARIABLE AUDIO OSCILLATOR, 20Hz TO 20kHzY
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100KT-s
-15V FOFF
+15V (+10V)
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FIGURE 7. STROBE TONE BURST GENERATOR
To obtain a 1000:1 Sweep Range on the ICL8038 the
voltage across external resistors RA and RB must decrease
to nearly zero. This requires that the highest voltage on
control Pin 8 exceed the voltage at the top of RA and RB by a
few hundred mV. The Circuit of Figure 8 achieves this by
using a diode to lower the effective supply voltage on the
ICL8038. The large resistor on pin 5 helps reduce duty cycle
variations with sweep.
The linearity of input sweep voltage versus output frequency
can be significantly improved by using an op amp as shown
in Figure 10.
7 4 5 9
8 ICL8038
11 1 2
7 4 5 6 2
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10 11
9
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10 11 12 2
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FIGURE 9. WAVEFORM GENERATOR USED AS STABLE VCO IN A PHASE-LOCKED LOOP
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FIGURE 10. LINEAR VOLTAGE CONTROLLED OSCILLATOR
Use in Phase Locked Loops
Its high frequency stability makes the ICL8038 an ideal
building block for a phase locked loop as shown in Figure 9.
In this application the remaining functional blocks, the phase
detector and the amplifier, can be formed by a number of
available ICs (e.g., MC4344, NE562).
In order to match these building blocks to each other, two
steps must be taken. First, two different supply voltages are
used and the square wave output is returned to the supply of
the phase detector. This assures that the VCO input voltage
will not exceed the capabilities of the phase detector. If a
smaller VCO signal is required, a simple resistive voltage
divider is connected between pin 9 of the waveform
generator and the VCO input of the phase detector.
Second, the DC output level of the amplifier must be made
compatible to the DC level required at the FM input of the
waveform generator (pin 8, 0.8V+). The simplest solution here
is to provide a voltage divider to V+ (R1, R2 as shown) if the
amplifier has a lower output level, or to ground if its level is
higher. The divider can be made part of the low-pass filter.
This application not only provides for a free-running
frequency with very low temperature drift, but is also has the
unique feature of producing a large reconstituted sinewave
signal with a frequency identical to that at the input.
For further information, see Intersil Application Note AN01 3,
"Everything You Always Wanted to Know About the ICL8038".
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Definition of Terms
Supply Voltage (VSUPPLY). The total supply voltage from
V+ to V-.
Supply Current. The supply current required from the
power supply to operate the device, excluding load currents
and the currents through RA and RB-
Frequency Range. The frequency range at the square wave
output through which circuit operation is guaranteed.
Sweep FM Range. The ratio of maximum frequency to
minimum frequency which can be obtained by applying a
sweep voltage to pin 8. For correct operation, the sweep
voltage should be within the range:
(2/3 VSUPPLY + 2V) < VSWEEP < VSUPPLY
FM Linearity. The percentage deviation from the best fit
straight line on the control voltage versus output frequency
curve.
Output Amplitude. The peak-to-peak signal amplitude
appearing at the outputs.
Saturation Voltage. The output voltage at the collector of
Q2 3 when this transistor is turned on. It is measured for a
sink current of 2mA.
Rise and Fall Times. The time required for the square wave
output to change from 10% to 90%, or 90% to 10%, of its
final value.
Triangle Waveform Linearity. The percentage deviation
from the best fit straight line on the rising and falling triangle
waveform.
Total Harmonic Distortion. The total harmonic distortion at
the sine wave output.
Typical Performance Curves
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FIGURE 13. FREQUENCY vs TEMPERATURE
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Typical Performance Curves (Continued)
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FIGURE 18. TRIANGLE WAVE LINEARITY vs FREQUENCY
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Dual-In-Line Plastic Packages (PDIP)
Ell
INDEX - 2
AREA - 1 2 3 N/2
A-
D +-E a
BASE 
-1---71
PLANE A2 :
SEATING1 A
PLANE 'LV K E
D1 A- J -l 
L:A1B3 1- 4- +E ec-i p- C+ L--.
B4 ec10
0.010 (0.25) C A B eB-
NOTES:
1. Controlling Dimensions: INCH. In case of conflict between English
and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of
Publication No. 95.
4. Dimensions A, Al and L are measured with the package seated in
JEDEC seating plane gauge GS-3.
5. D, D1, and El dimensions do not include mold flash or protrusions.
Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and [iA are measured with the leads constrained to be perpen-
dicular to datum .
7. eB and eC are measured at the lead tips with the leads uncon-
strained. eC must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar
protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3,
E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 -
1. 14mm).
El 4.3 (JEDEC MS-001-AA ISSUE D)
14 LEAD DUAL-IN-LINE PLASTIC PACKAGE
INCHES MILLIMETERS
SYMBOL MIN MAX MIN MAX NOTES
A - 0.210 - 5.33 4
Al 0.015 - 0.39 - 4
A2 0.115 0.195 2.93 4.95 -
B 0.014 0.022 0.356 0.558 -
B1 0.045 0.070 1.15 1.77 8
C 0.008 0.014 0.204 0.355 -
D 0.735 0.775 18.66 19.68 5
D1 0.005 - 0.13 - 5
E 0.300 0.325 7.62 8.25 6
El 0.240 0.280 6.10 7.11 5
e 0.100 BSC 2.54 BSC -
eA 0.300 BSC 7.62 BSC 6
eB - 0.430 - 10.92 7
L 0.115 0.150 2.93 3.81 4
N 14 14 9
Rev. 0 12/93
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Ceramic Dual-In-Line Frit Seal Packages (CERDIP)
- C A- -D-
+E
bb [ I-B
c1 LEAD FINISH
BASE
M (b)
SECTION A-A
BASE D oD +
PLANE A
SEATING\- U U A
PLANE L
S1+ A
b2 -p. - . -
ccc C A - B D aaa3 C A-B D®
NOTES:
1. Index area: A notch or a pin one identification mark shall be locat-
ed adjacent to pin one and shall be located within the shaded
area shown. The manufacturer's identification shall not be used
as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be
measured at the centroid of the finished lead surfaces, when
solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension
M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a
partial lead paddle. For this configuration dimension b3 replaces
dimension b2.
F14.3 MIL-STD-1835 GDIP1-T14 (D-1, CONFIGURATION A)
14 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE
INCHES MILLIMETERS
SYMBOL MIN MAX MIN MAX NOTES
A - 0.200 - 5.08 -
b 0.014 0.026 0.36 0.66 2
b1 0.014 0.023 0.36 0.58 3
b2 0.045 0.065 1.14 1.65 -
b3 0.023 0.045 0.58 1.14 4
c 0.008 0.018 0.20 0.46 2
c1 0.008 0.015 0.20 0.38 3
D - 0.785 - 19.94 5
E 0.220 0.310 5.59 7.87 5
e 0.100 BSC 2.54 BSC -
eA 0.300 BSC 7.62 BSC -
eA/2 0.150 BSC 3.81 BSC -
L 0.125 0.200 3.18 5.08 -
Q 0.015 0.060 0.38 1.52 6
S1 0.005 - 0.13 - 7
a 900 1050 90 1050 -
aaa - 0.015 - 0.38 -
bbb - 0.030 - 0.76 -
ccc - 0.010 - 0.25 -
M - 0.0015 - 0.038 2,3
N 14 14 8
Rev. 0 4/94
5. This dimension allows for off-center lid, meniscus, and glass
overrun.
6. Dimension 0 shall be measured from the seating plane to the
base plane.
7. Measure dimension S1 at all four corners.
8. N is the maximum number of terminal positions.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH.
All Intersil products are manufactured, assembled and tested utilizing IS09000 quality systems.
Intersil Corporation's quality certifications can be viewed at website www.intersil.com/desicgn/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice.
Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. How-
ever, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No
license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site www.intersil.com
Sales Office Headquarters
NORTH AMERICA EUROPE ASIA
Intersil Corporation Intersil SA Intersil Ltd.
2401 Palm Bay Rd., Mail Stop 53-204 Mercure Center 8F-2, 96, Sec. 1, Chien-kuo North,
Palm Bay, FL 32905 100, Rue de la Fusee Taipei, Taiwan 104
TEL: (321) 724-7000 1130 Brussels, Belgium Republic of China
FAX: (321) 724-7240 TEL: (32) 2.724.2111 TEL: 886-2-2515-8508
FAX: (32) 2.724.22.05 FAX: 886-2-2515-8369
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Appendix F
ZTX457 Datasheet
75
76
NPN SILICON PLANAR MEDIUM POWER
HIGH VOLTAGE TRANSISTOR
ISSUE 2 - MARCH 1994
FEATURES
* 300 Volt VCEO
* 0.5 Amp continuous current
* Pt= 1 Watt
CB
E
E-Line
T092 Compatible
ABSOLUTE MAXIMUM RATINGS.
PARAMETER SYMBOL VALUE UNIT
Collector-Base Voltage VCBO 300 V
Collector-Emitter Voltage VCEO 300 V
Emitter-Base Voltage VEBO 5 V
Peak Pulse Current cM 1 A
Continuous Collector Current Ic 500 mA
Power Dissipation at Tamb=25C Pito 1 W
Operating and Storage Temperature Range Tj:Tstg -55 to +200 0C
ELECTRICAL CHARACTERISTICS (at Tamb = 25'C unless otherwise stated).
PARAMETER SYMBOL MIN. TYP. MAX. UNIT CONDITIONS.
Collector-Base V(BR)CBO 300 V Ic=100ptA, IE= 0Breakdown Voltage
Collector-Emitter VcEO(sus) 300 V Ic=10mA, IB=0*Breakdown Voltage
Emitter-Base V(BR)EBO 5 V IE=100 A
Breakdown Voltage
Collector Cut-Off IcBO 100 nA VcB=200V
Current 10 pAA VCy=200V, Tamb=100*C
Emitter Cut-Off Current IEBO 100 nA VEB=4V
Collector-Emitter VCE(sat) 0.3 V Ic=100mA, IB=l0MA*
Saturation Voltage
Base-Emitter VBE(sat) 1 V Ic=100mA, IB=lOmA*
Saturation Voltage
Base-Emitter VBEton) 1 V [C=100MA, VCE=10V*
Turn On Voltage
Static Forward Current hFE 50 Ic=10mA, VCE=10V*
Transfer Ratio 50 300 Ic=50mA, VcE=10V*
25 Ic=100mA, VcE=10V*
Transition Frequency fT 75 MHz Ic=50mA, VcE=10V
f=20MHz
*Measured under pulsed conditions. Pulse width=300ts. Duty cycle 2%
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PNP SILICON PLANAR MEDIUM POWER
HIGH VOLTAGE TRANSISTORS
ISSUE 1 - JULY 94
FEATURES
* 
3 00 Volt VcEO
* 0.5 Amp continuous current
* Pt= 1 Watt
CB
E
E-Line
ABSOLUTE MAXIMUM RATINGS. T092 Compatible
PARAMETER SYMBOL ZTX556 ZTX557 UNIT
Collector-Base Voltage VCBO -200 -300 V
Collector-Emitter Voltage VCEO -200 -300 V
Emitter-Base Voltage VEBO -5 V
Peak Pulse Current ICM -1 A
Continuous Collector Current Ic -0.5 A
Power Dissipation Pito 1.0 W
Operating and Storage Temperature Tj:Tstg -5W
Range
ELECTRICAL CHARACTERISTICS (at Tamb = 25*C unless otherwise stated).
PARAMETER SYMBOL ZTX556 ZTX557 UNIT CONDITIONS.
MIN. MAX MIN. MAX
Collector-Base V(BR)cBO -200 -300 V IC=-100gA
Breakdown Voltage
Collector-Emitter V(BR)cEO -200 -300 V Ic=-10mA*
Breakdown Voltage
Emitter-Base V(BR)EBO -5 -5 V IE=-100 A
Breakdown Voltage
Collector Cut-Off lCBo -0.1 gA VcB=-160V
Current -0.1 .tA VcB=-200V
Emitter Cut-Off IEBO -0.1 -0.1 gA VEB=-4V
Current
Collector-Emitter VcE(sat) -0.3 -0.3 V lc=-50mA, IB=-5mA*
Saturation Voltage
Base-Emitter VBE(sat) -1 -1 V Ic=-50mA, IB=-5mA*
Saturation Voltage
Base-Emitter VBE(on) -1 -1 V IC=-5OmA, VCE=-10V*
Turn-on Voltage
Static Forward hFE 50 50 Ic=-10mA, VCE=-10V*
Current Transfer 50 300 50 300 Ic=-50mA, VcE=-10V*
Ratio
Transition fT 75 75 MHz Ic=-50mA, VCE=VFrequency f=100MHz
3-200
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TYPICAL CHARACTERISTICS
-00001 -0.001 -0.01 -0.1 -1
Ic - Collector Current (Amps)
VCE(sat) v IC
-0.0001 -0.001 -0.01
Ic - Collector Current (Amps)
hFE V IC
-0.1 1
a)
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Ic - Collector Current (Amps)
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S
Z
ccW
LU
M
-1.
-1.
-1.
4
.2 Ic/IB=10 -- -
.0 --
-0.0001 -0.001 -0.01
Ic- Collector Current (Amps)
VBE(sat) V IC
).1 -1
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International
IOR Rectifier
8ETH03
8ETH03S
8ETH03-1
Ultrafast Rectifier
Features
- Ultrafast Recovery Time
- Low Forward Voltage Drop
- Low Leakage Current
- 1750C Operating Junction Temperature
Description/ Applications
International Rectifier's 300V series are the state of the art Ultrafast recovery rectifiers designed with optimized
performance of forward voltage drop and Ultrafast recovery time.
The planar structure and the platinum doped life time control guarantee the best overall performance, ruggedness
and reliability characteristics.
These devices are intended for use in the output rectification stage of SMPS, UPS, DC-DC converters as well as
freewheeling diodes in low voltage inverters and chopper motor drives.
Their extremely optimized stored charge and low recovery current minimize the switching losses and reduce over
dissipation in the switching element and snubbers.
Absolute Maximum Ratings
Parameters Max Units
VRRM Repetitive Peak Reverse Voltage 300 V
IF(Av) Average Rectified Forward Current @ T c = 155*C 8 A
IFsM Non Repetitive Peak Surge Current @ T j = 25*C 100
Tj, TsTG Operating Junction and Storage Temperatures -65 to 175 *C
Case Styles
8ETH03 8ETH03S 8ETH03-1
Base Base 2
Cat*od Cathode
2
1 1 3 11 3 13
Causde Aode WC Mode WC Anode
TO-220AC D2PAK TO-262
trr = 35ns
IF(AV) = 8Amp
VR = 300V
www.irf.com 1
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Electrical Characteristics @ Tj = 25*C (unless otherwise specified)
Parameters Min Typ Max Units Test Conditions
VBR, Vr Breakdown Voltage, 300 - - V I R = 100pA
Blocking Voltage
VF Forward Voltage - 1.0 1.25 V I F = 8A
- 0.83 1.00 V I F = 8A, Tj = 125*C
IR Reverse Leakage Current - 0.02 20 pA V R = VR Rated
- 6.0 200 pA T j = 125*C, VR = VR Rated
CT Junction Capacitance - 31 - pF V R = 300V
Ls Series Inductance - 8 - nH Measured lead to lead 5mm from package body
Dynamic Recovery Characteristics @ TC = 25*C (unless otherwise specified)
Parameters Min Typ Max Units Test Conditions
tr Reverse Recovery Time - - 35 ns I F = 1A, diF/dt = -50A/ps, VR = 30V
- 27 - Tj= 25*C
- 40 - Tj = 125C IF = 8A
IRRM Peak Recovery Current - 2.2 - A T j = 25*C diF /dt = - 200A/psVR = 200V
- 5.3 - Tj = 125*C
Qrr Reverse Recovery Charge - 30 - nC T j = 25*C
- 106 - Tj= 125*C
Thermal - Mechanical Characteristics
Parameters Min Typ Max Units
Tj Max. Junction Temperature Range -65 - 175 C
Tstg Max. Storage Temperature Range - 65 - 175
RthJc Thermal Resistance, Junction to Case Per Leg - 1.45 2.5 1C/W
RthJAO Thermal Resistance, Junction to Ambient Per Leg - - 70
RthcSQ Thermal Resistance, Case to Heatsink - 0.2 -
Weight - 2.0 - g
- 0.07 - (oz)
Mounting Torque 6.0 - 12 Kg-cm
5.0 - 10 lbf.in
0 Typical Socket Mount
Q Mounting Surface, Flat, Smooth and Greased
2 www.irf.com
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__ Tj = 175*C
Tj = 125-C
Tj = 25'C
1 -t- -i |- - -| -
0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2
Forward Voltage Drop -VFM (V)
Fig. 1 -Typical Forward Voltage Drop Characteristics
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Fig.2 -Typical Values Of Reverse Current
Vs. Reverse Voltage
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Fig.3 -Typical Junction Capacitance
Vs. Reverse Voltage
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I-
Single Pulse
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1t2
Notes:
1. Duty factor D= 11/ t2
2. Peak Tj = Pdm x ZthJC + Tc
0.1 1 10
ti, Rectangular Pulse Duration (Seconds)
Fig.4-Max. Thermal Impedance Z tWC Characteristics
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Fig. 5-Max. Allowable Case Temperature
Vs. Average Forward Current
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CU
0
0
0
a)
CD
8
6
4
2
A
DC
Square wave (D = 0.50)
Rated Vr applied
see note (3)
If 8A, Tj = 125*C
-If =8A, Tj = 25'C--- ---
1000
Q-
0 100
10'
101000
If = 8A, Tj = 125-C
I = 8A, Tj = 25C
0
(3) Formula used: TC= T- (Pd + PdREV)X RhC;
Pd = Forward Power Loss = IF(AV) X VFM @ F(AV) / D) (see Fig. 6);
Pd REV = Inverse Power Loss = VR1 X R(1 - D); R@VRl = rated VR
0 2 4 6 8 10 12
Average Forward Current - IF(AV)(A)
Fig. 6 -Forward Power Loss Characteristics
RMS Limit
DC -
D = 0.01
D = 0.02
= 0.05
D = 0.10
D = 0.20
D=0.50
100
Cfl
C
1A L
100
di F/dt (A/ps)
Fig.7 -Typical Reverse Recovery vs. di F /dt
1000
diF/dt (A/ps)
Fig. 8 -Typical Stored Charge vs. di F dt
www.irf.com4
International
IOR Rectifier
8ETH03, 8ETH03S, 8ETH03-1
Bulletin PD-20023 rev. C 09/01
Fig. I - Reverse Recovery Parameter Test Circuit
0
trr
F ta t b
0 - --- ---------- ------------
Qrr
RRM 1- 0.5 1 RRM
-di(rec)M/dt
0.75 RRM
di F /dt
1. diF/dt - Rate of change of current through zero
crossing
2. IRRM - Peak reverse recovery current
3. trr - Reverse recovery time measured from zero
crossing point of negative going IF to point where
a line passing through 0.75 IRRM and 0.50 IRRM
extrapolated to zero current
4. Q, - Area under curve defined by t rr
and IRRM
Q rr= trrXl RRMrr 2
5. di (rec) M / dt - Peak rate of change of
current during t b portion of t rr
Fig. 2 - Reverse Recovery Waveform and Definitions
Reverse Recovery Circuit
VR = 200V
0.01 Qi
L = 70pH
D.U.T.
diFdt
ADJUST G IRFP250
S
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Outline Table
10.54 (0.41)
MAX. 3.78 (0.15)
3.54 (0.14)
15.24 (0.60) 2.54 (0.10)
2.54 (0.10)
14.84 (0.58) TERM 2
14.09 (0.55) - 3.96 (0.16)
13.47 (0.53) 3.55 (0.14)
2.04 (0.080) MAX.
1.40 (0.05)
1.15(0.04) 0.94 (0.04)
0.69 (0.03)
1.32 (0.05)
1.22 (0.05)
6.48 (0.25)
6.23 (0.24)
0.10 (0.004
2.89(0.11)
2.64 (0.10)
Base
Cathode
1 3
Cathode Anode
4)
4.57(0.18) 1 3 .61 (0.02) MAX.
4.32 (0.17)
5.08 (0.20) REF.
Conforms to JEDEC Outline TO-220AC
Dimensions in millimeters and (inches)
10.16 (0.40)
~REF.E _
6.47(0.25)
15.49 (0.61) 93* 6.18(024)
14.73 (0.58) 2.61 (0.10)
2.32 (0.09)8.89(0.35)
1.40 (0.055) REF.
1.14(0.045) 0.93(0.37)
0.69(0.27)
1 3
1 3 4.57 (0.18)
4.32 (0.17)
0.61 (0.02) MAX.
L 5.08 (020) REF.
4.69(0.18)
420 (0.16)
1.32(0.05)
1.22(0.05)
5.28 (0.21)
4.78(0.19)J0.55(0.02)
0.46(0.02)
MINIMUM RECOMMENDED FOOTPRINT
11.43 (0.45)
F-I
8.89 (0.35)
17.78 (0.70)
3.81 (0.15)
2.08 (0.08)
2X 2.54(0.10)
2X
N
N/C
Conforms to JEDEC Outline D2PAK
Dimensions in millimeters and (inches)
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Base
Cathode
2
3
Anode
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Outline Table
0.939 (0.037)
0.55(0.22)' h-01686 (0.027)0.55 (0.022)6-6 F.
0.45 (0.018)
SECTION X-X
10.54 (0.15)
10.29 (0.405) TERM. 2 1.40 (0.055) MAX.
F
1.15 (0.45) 10.16 (0.400) 8.76 (0.345)MIN____ REF.MIN. 10.00 (0.394) 8.61 (0.339)
24.25 (0.955)
23.47 (0.924)
14.09 (0.555) X X
13.47 (0.530) 3.96 (0.156)3.55 (0.140)
1.40 (0.055)
1.15 (0.045)
1.32 (0.052)
1.22 (0.048)
2.89 (0.114)
2.64 (0.104)
TERM 2-CATHODE
TERM 1-ANODE TERM 3-ANODERM3- D
1 2 3 0.61 (.024) MAX.
4.57 (0.180)
4.32 (0.170)
2.79 (0.110)
2.29 (0.090)
5.33 (0.210)
4.83 (0.190)
03
Anode
Conforms to JEDEC Outline TO-262
Dimensions in millimeters and (inches)
01
N/C
Marking Information
EXAMPLE: THIS IS A 8ETH03
LOT CODE 1789 INTERNATIONAL PART NUMBER
ASSEMBLED ON WW 19, 1997 RECTIFIER 8ETH03
IN THE ASSEMBLY LINE "C" LOGO 3XM 719C D
17 89 DATE CODE
ASSEMBLY YEAR 7 = 1997
LOT CODE WEEK 19
LINE C
8ETH03, 8ETH03S, 8ETH03-1
Bulletin PD-20023 rev. C 09/01
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International
IOR Rectifier
Ordering Information Table
Data and specifications subject to change without notice.
This product has been designed and qualified for Industrial Level.
Qualification Standards can be found on IR's Web site.
International
IOR Rectifier
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7309
Visit us at www.irf.com for sales contact information. 09/01
Device Code
1 - Current Rating (8 = 8A)
2 - E = Single Diode
3 - T = TO-220, D2Pak
4 - H = HyperFast Recovery
* - Voltage Rating (03 = 300V)
6 - "-1" = TO-262 Option
S = D2Pak
None = TO-220AC
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